[00/13] net/mlx5: support more REG C registers

Message ID	20231029182300.227879-1-getelson@nvidia.com (mailing list archive)
Headers	Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C From: Gregory Etelson <getelson@nvidia.com> To: <dev@dpdk.org> CC: <getelson@nvidia.com>, <mkashani@nvidia.com>, <rasland@nvidia.com> Subject: [PATCH 00/13] net/mlx5: support more REG C registers Date: Sun, 29 Oct 2023 20:22:47 +0200 Message-ID: <20231029182300.227879-1-getelson@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: list Errors-To: dev-bounces@dpdk.org
Series	net/mlx5: support more REG C registers \| [00/13] net/mlx5: support more REG C registers [01/13] net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data [02/13] net/mlx5: add flow_hw_get_reg_id_from_ctx() [03/13] net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call [04/13] net/mlx5: add rte_device parameter to locate HWS registers [05/13] net/mlx5: separate port REG_C registers usage [06/13] net/mlx5: merge REG_C aliases [07/13] net/mlx5: initialize HWS flow tags registers in shared dev context [08/13] net/mlx5/hws: adding method to query rule hash [09/13] net/mlx5: add support for calc hash [10/13] net/mlx5: fix insert by index [11/13] net/mlx5: fix query for NIC flow cap [12/13] net/mlx5: add support for more registers [13/13] net/mlx5: add validation support for tags

Message ID

20231029182300.227879-1-getelson@nvidia.com (mailing list archive)

Headers

Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates
 216.228.117.161 as permitted sender) receiver=protection.outlook.com;
 client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C
From: Gregory Etelson <getelson@nvidia.com>
To: <dev@dpdk.org>
CC: <getelson@nvidia.com>, <mkashani@nvidia.com>, <rasland@nvidia.com>
Subject: [PATCH 00/13] net/mlx5: support more REG C registers
Date: Sun, 29 Oct 2023 20:22:47 +0200
Message-ID: <20231029182300.227879-1-getelson@nvidia.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Oct 2023 18:23:31.3907 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 
 7687f453-2dec-473b-099c-08dbd8ac27b9
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: 
 TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];
 Helo=[mail.nvidia.com]
X-MS-Exchange-CrossTenant-AuthSource: 
 CO1PEPF000044F3.namprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN7PR12MB6888
X-BeenThere: dev@dpdk.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: DPDK patches and discussions <dev.dpdk.org>
List-Unsubscribe: <https://mails.dpdk.org/options/dev>,
 <mailto:dev-request@dpdk.org?subject=unsubscribe>
List-Archive: <http://mails.dpdk.org/archives/dev/>
List-Post: <mailto:dev@dpdk.org>
List-Help: <mailto:dev-request@dpdk.org?subject=help>
List-Subscribe: <https://mails.dpdk.org/listinfo/dev>,
 <mailto:dev-request@dpdk.org?subject=subscribe>
Errors-To: dev-bounces@dpdk.org

Series

net/mlx5: support more REG C registers |

Message

Gregory Etelson Oct. 29, 2023, 6:22 p.m. UTC

  Support increased number of REG_Cx registers.

Gregory Etelson (7):
  net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data
  net/mlx5: add flow_hw_get_reg_id_from_ctx()
  net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call
  net/mlx5: add rte_device parameter to locate HWS registers
  net/mlx5: separate port REG_C registers usage
  net/mlx5: merge REG_C aliases
  net/mlx5: initialize HWS flow tags registers in shared dev context

Itamar Gozlan (1):
  net/mlx5/hws: adding method to query rule hash

Ori Kam (5):
  net/mlx5: add support for calc hash
  net/mlx5: fix insert by index
  net/mlx5: fix query for NIC flow cap
  net/mlx5: add support for more registers
  net/mlx5: add validation support for tags

 drivers/common/mlx5/mlx5_devx_cmds.c   |  17 ++-
 drivers/common/mlx5/mlx5_devx_cmds.h   |   2 +-
 drivers/common/mlx5/mlx5_prm.h         |  56 ++++++-
 drivers/net/mlx5/hws/meson.build       |   1 +
 drivers/net/mlx5/hws/mlx5dr.h          |  26 ++++
 drivers/net/mlx5/hws/mlx5dr_cmd.c      |   3 +
 drivers/net/mlx5/hws/mlx5dr_cmd.h      |   3 +-
 drivers/net/mlx5/hws/mlx5dr_crc32.c    |  61 ++++++++
 drivers/net/mlx5/hws/mlx5dr_crc32.h    |  13 ++
 drivers/net/mlx5/hws/mlx5dr_definer.c  |  20 ++-
 drivers/net/mlx5/hws/mlx5dr_internal.h |   1 +
 drivers/net/mlx5/hws/mlx5dr_rule.c     |  37 +++++
 drivers/net/mlx5/hws/mlx5dr_rule.h     |   1 +
 drivers/net/mlx5/linux/mlx5_os.c       |  39 +----
 drivers/net/mlx5/mlx5.c                |  79 +++++++++-
 drivers/net/mlx5/mlx5.h                |  16 +-
 drivers/net/mlx5/mlx5_flow.c           |  63 +++++---
 drivers/net/mlx5/mlx5_flow.h           |  68 ++++++---
 drivers/net/mlx5/mlx5_flow_dv.c        |  24 ++-
 drivers/net/mlx5/mlx5_flow_hw.c        | 201 ++++++++-----------------
 drivers/net/mlx5/mlx5_flow_meter.c     |  14 +-
 21 files changed, 491 insertions(+), 254 deletions(-)
 create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.c
 create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.h

Comments

Suanming Mou Oct. 30, 2023, 8:37 a.m. UTC | #1

Hi,

> -----Original Message-----
> From: Gregory Etelson <getelson@nvidia.com>
> Sent: Monday, October 30, 2023 2:23 AM
> To: dev@dpdk.org
> Cc: Gregory Etelson <getelson@nvidia.com>; Maayan Kashani
> <mkashani@nvidia.com>; Raslan Darawsheh <rasland@nvidia.com>
> Subject: [PATCH 00/13] net/mlx5: support more REG C registers
> 
> Support increased number of REG_Cx registers.
> 
> Gregory Etelson (7):
>   net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data
>   net/mlx5: add flow_hw_get_reg_id_from_ctx()
>   net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call
>   net/mlx5: add rte_device parameter to locate HWS registers
>   net/mlx5: separate port REG_C registers usage
>   net/mlx5: merge REG_C aliases
>   net/mlx5: initialize HWS flow tags registers in shared dev context
> 
> Itamar Gozlan (1):
>   net/mlx5/hws: adding method to query rule hash
> 
> Ori Kam (5):
>   net/mlx5: add support for calc hash
>   net/mlx5: fix insert by index
>   net/mlx5: fix query for NIC flow cap
>   net/mlx5: add support for more registers
>   net/mlx5: add validation support for tags
> 
>  drivers/common/mlx5/mlx5_devx_cmds.c   |  17 ++-
>  drivers/common/mlx5/mlx5_devx_cmds.h   |   2 +-
>  drivers/common/mlx5/mlx5_prm.h         |  56 ++++++-
>  drivers/net/mlx5/hws/meson.build       |   1 +
>  drivers/net/mlx5/hws/mlx5dr.h          |  26 ++++
>  drivers/net/mlx5/hws/mlx5dr_cmd.c      |   3 +
>  drivers/net/mlx5/hws/mlx5dr_cmd.h      |   3 +-
>  drivers/net/mlx5/hws/mlx5dr_crc32.c    |  61 ++++++++
>  drivers/net/mlx5/hws/mlx5dr_crc32.h    |  13 ++
>  drivers/net/mlx5/hws/mlx5dr_definer.c  |  20 ++-
>  drivers/net/mlx5/hws/mlx5dr_internal.h |   1 +
>  drivers/net/mlx5/hws/mlx5dr_rule.c     |  37 +++++
>  drivers/net/mlx5/hws/mlx5dr_rule.h     |   1 +
>  drivers/net/mlx5/linux/mlx5_os.c       |  39 +----
>  drivers/net/mlx5/mlx5.c                |  79 +++++++++-
>  drivers/net/mlx5/mlx5.h                |  16 +-
>  drivers/net/mlx5/mlx5_flow.c           |  63 +++++---
>  drivers/net/mlx5/mlx5_flow.h           |  68 ++++++---
>  drivers/net/mlx5/mlx5_flow_dv.c        |  24 ++-
>  drivers/net/mlx5/mlx5_flow_hw.c        | 201 ++++++++-----------------
>  drivers/net/mlx5/mlx5_flow_meter.c     |  14 +-
>  21 files changed, 491 insertions(+), 254 deletions(-)  create mode 100644
> drivers/net/mlx5/hws/mlx5dr_crc32.c
>  create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.h

Series LGTM.

Acked-by: Suanming Mou <suanmingm@nvidia.com>

Thanks.

> 
> --
> 2.39.2

Raslan Darawsheh Oct. 30, 2023, 5:11 p.m. UTC | #2

Hi,

> -----Original Message-----
> From: Suanming Mou <suanmingm@nvidia.com>
> Sent: Monday, October 30, 2023 10:38 AM
> To: Gregory Etelson <getelson@nvidia.com>; dev@dpdk.org
> Cc: Gregory Etelson <getelson@nvidia.com>; Maayan Kashani
> <mkashani@nvidia.com>; Raslan Darawsheh <rasland@nvidia.com>
> Subject: RE: [PATCH 00/13] net/mlx5: support more REG C registers
> 
> Hi,
> 
> > -----Original Message-----
> > From: Gregory Etelson <getelson@nvidia.com>
> > Sent: Monday, October 30, 2023 2:23 AM
> > To: dev@dpdk.org
> > Cc: Gregory Etelson <getelson@nvidia.com>; Maayan Kashani
> > <mkashani@nvidia.com>; Raslan Darawsheh <rasland@nvidia.com>
> > Subject: [PATCH 00/13] net/mlx5: support more REG C registers
> >
> > Support increased number of REG_Cx registers.
> >
> > Gregory Etelson (7):
> >   net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data
> >   net/mlx5: add flow_hw_get_reg_id_from_ctx()
> >   net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call
> >   net/mlx5: add rte_device parameter to locate HWS registers
> >   net/mlx5: separate port REG_C registers usage
> >   net/mlx5: merge REG_C aliases
> >   net/mlx5: initialize HWS flow tags registers in shared dev context
> >
> > Itamar Gozlan (1):
> >   net/mlx5/hws: adding method to query rule hash
> >
> > Ori Kam (5):
> >   net/mlx5: add support for calc hash
> >   net/mlx5: fix insert by index
> >   net/mlx5: fix query for NIC flow cap
> >   net/mlx5: add support for more registers
> >   net/mlx5: add validation support for tags
> >
> >  drivers/common/mlx5/mlx5_devx_cmds.c   |  17 ++-
> >  drivers/common/mlx5/mlx5_devx_cmds.h   |   2 +-
> >  drivers/common/mlx5/mlx5_prm.h         |  56 ++++++-
> >  drivers/net/mlx5/hws/meson.build       |   1 +
> >  drivers/net/mlx5/hws/mlx5dr.h          |  26 ++++
> >  drivers/net/mlx5/hws/mlx5dr_cmd.c      |   3 +
> >  drivers/net/mlx5/hws/mlx5dr_cmd.h      |   3 +-
> >  drivers/net/mlx5/hws/mlx5dr_crc32.c    |  61 ++++++++
> >  drivers/net/mlx5/hws/mlx5dr_crc32.h    |  13 ++
> >  drivers/net/mlx5/hws/mlx5dr_definer.c  |  20 ++-
> >  drivers/net/mlx5/hws/mlx5dr_internal.h |   1 +
> >  drivers/net/mlx5/hws/mlx5dr_rule.c     |  37 +++++
> >  drivers/net/mlx5/hws/mlx5dr_rule.h     |   1 +
> >  drivers/net/mlx5/linux/mlx5_os.c       |  39 +----
> >  drivers/net/mlx5/mlx5.c                |  79 +++++++++-
> >  drivers/net/mlx5/mlx5.h                |  16 +-
> >  drivers/net/mlx5/mlx5_flow.c           |  63 +++++---
> >  drivers/net/mlx5/mlx5_flow.h           |  68 ++++++---
> >  drivers/net/mlx5/mlx5_flow_dv.c        |  24 ++-
> >  drivers/net/mlx5/mlx5_flow_hw.c        | 201 ++++++++-----------------
> >  drivers/net/mlx5/mlx5_flow_meter.c     |  14 +-
> >  21 files changed, 491 insertions(+), 254 deletions(-)  create mode
> > 100644 drivers/net/mlx5/hws/mlx5dr_crc32.c
> >  create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.h
> 
> Series LGTM.
> 
> Acked-by: Suanming Mou <suanmingm@nvidia.com>
> 
> Thanks.
> 
> >
> > --
> > 2.39.2

Series applied to next-net-mlx,

Kindest regards,
Raslan Darawsheh