Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/94840/?format=api
{ "id": 94840, "url": "https://patches.dpdk.org/api/patches/94840/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1624600591-29841-17-git-send-email-anoobj@marvell.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1624600591-29841-17-git-send-email-anoobj@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1624600591-29841-17-git-send-email-anoobj@marvell.com", "date": "2021-06-25T05:56:27", "name": "[v2,16/20] crypto/cnxk: add KASUMI encrypt", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "a055fb85f27d9064daeaef8cd4cd31720f6d0fa3", "submitter": { "id": 1205, "url": "https://patches.dpdk.org/api/people/1205/?format=api", "name": "Anoob Joseph", "email": "anoobj@marvell.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1624600591-29841-17-git-send-email-anoobj@marvell.com/mbox/", "series": [ { "id": 17483, "url": "https://patches.dpdk.org/api/series/17483/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17483", "date": "2021-06-25T05:56:11", "name": "Add Marvell CNXK crypto PMDs", "version": 2, "mbox": "https://patches.dpdk.org/series/17483/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/94840/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/94840/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 85638A0C40;\n\tFri, 25 Jun 2021 07:59:03 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 561BB410F7;\n\tFri, 25 Jun 2021 07:58:24 +0200 (CEST)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id 7A3A841141\n for <dev@dpdk.org>; Fri, 25 Jun 2021 07:58:23 +0200 (CEST)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id\n 15P5vFfJ018374; Thu, 24 Jun 2021 22:58:22 -0700", "from dc5-exch02.marvell.com ([199.233.59.182])\n by mx0b-0016f401.pphosted.com with ESMTP id 39d241shww-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);\n Thu, 24 Jun 2021 22:58:22 -0700", "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH02.marvell.com\n (10.69.176.39) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Thu, 24 Jun 2021 22:58:20 -0700", "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.18 via Frontend\n Transport; Thu, 24 Jun 2021 22:58:20 -0700", "from HY-LT1002.marvell.com (HY-LT1002.marvell.com [10.28.176.218])\n by maili.marvell.com (Postfix) with ESMTP id 7910A3F7041;\n Thu, 24 Jun 2021 22:58:17 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=OK7VvjWk8qUR1khSmEoLBtUH/7GzI+pY8oBiz3BWRTI=;\n b=VrlUlF5tkd0upqVucMZnaGYKyAyotKDGNzJ2BICvQAzSYpPydwj1+GcnY539WV5NFGZV\n AwfToqeNVPsSfqLJic0qOyD20VPQ9jU/HhlqUKJ4Rumv4H4vGk2KtBinX1G6tyK5wt/v\n Kmwb7WapNN1QTF24WHdyCdOvVi6GNW28jt4Kuo70mvTLPIH9DNV7cAnqFo6rch6BQGQZ\n SJNfTgRInHIGxvClvnCXnAALmgfqMREw7pUAd5EDYL4c5Apmn3Cdsql/uQogTx6CcZrI\n vmTbZT/4Gur1MDVu1pHrqcgumIEP/JZQzyJrBt7kx1U6Pd7hxG5aBgkHJ3YaoiW7sIEt lQ==", "From": "Anoob Joseph <anoobj@marvell.com>", "To": "Akhil Goyal <gakhil@marvell.com>, Thomas Monjalon <thomas@monjalon.net>", "CC": "Tejasree Kondoj <ktejasree@marvell.com>, Jerin Jacob <jerinj@marvell.com>,\n Ankur Dwivedi <adwivedi@marvell.com>, <dev@dpdk.org>, Anoob Joseph\n <anoobj@marvell.com>, Archana Muniganti <marchana@marvell.com>", "Date": "Fri, 25 Jun 2021 11:26:27 +0530", "Message-ID": "<1624600591-29841-17-git-send-email-anoobj@marvell.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1624600591-29841-1-git-send-email-anoobj@marvell.com>", "References": "\n <http://patches.dpdk.org/project/dpdk/cover/1622652221-22732-1-git-send-email-anoobj@marvell.com/>\n <1624600591-29841-1-git-send-email-anoobj@marvell.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-GUID": "cOXRB1qaI9KtQffo2x3GJB3IJO-daPpc", "X-Proofpoint-ORIG-GUID": "cOXRB1qaI9KtQffo2x3GJB3IJO-daPpc", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.391, 18.0.790\n definitions=2021-06-25_02:2021-06-24,\n 2021-06-25 signatures=0", "Subject": "[dpdk-dev] [PATCH v2 16/20] crypto/cnxk: add KASUMI encrypt", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Tejasree Kondoj <ktejasree@marvell.com>\n\nAdd KASUMI encrypt support.\n\nSigned-off-by: Ankur Dwivedi <adwivedi@marvell.com>\nSigned-off-by: Anoob Joseph <anoobj@marvell.com>\nSigned-off-by: Archana Muniganti <marchana@marvell.com>\nSigned-off-by: Tejasree Kondoj <ktejasree@marvell.com>\n---\n drivers/crypto/cnxk/cnxk_se.h | 196 ++++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 196 insertions(+)", "diff": "diff --git a/drivers/crypto/cnxk/cnxk_se.h b/drivers/crypto/cnxk/cnxk_se.h\nindex c483b95..34907c6 100644\n--- a/drivers/crypto/cnxk/cnxk_se.h\n+++ b/drivers/crypto/cnxk/cnxk_se.h\n@@ -1282,6 +1282,199 @@ cpt_zuc_snow3g_dec_prep(uint32_t req_flags, uint64_t d_offs, uint64_t d_lens,\n }\n \n static __rte_always_inline int\n+cpt_kasumi_enc_prep(uint32_t req_flags, uint64_t d_offs, uint64_t d_lens,\n+\t\t struct roc_se_fc_params *params, struct cpt_inst_s *inst)\n+{\n+\tvoid *m_vaddr = params->meta_buf.vaddr;\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen = 0;\n+\tstruct roc_se_ctx *se_ctx;\n+\tuint32_t mac_len = 0;\n+\tuint8_t i = 0;\n+\tuint32_t encr_offset, auth_offset;\n+\tuint32_t encr_data_len, auth_data_len;\n+\tint flags;\n+\tuint8_t *iv_s, *iv_d, iv_len = 8;\n+\tuint8_t dir = 0;\n+\tuint64_t *offset_vaddr;\n+\tunion cpt_inst_w4 cpt_inst_w4;\n+\tuint8_t *in_buffer;\n+\tuint32_t g_size_bytes, s_size_bytes;\n+\tstruct roc_se_sglist_comp *gather_comp;\n+\tstruct roc_se_sglist_comp *scatter_comp;\n+\n+\tencr_offset = ROC_SE_ENCR_OFFSET(d_offs) / 8;\n+\tauth_offset = ROC_SE_AUTH_OFFSET(d_offs) / 8;\n+\tencr_data_len = ROC_SE_ENCR_DLEN(d_lens);\n+\tauth_data_len = ROC_SE_AUTH_DLEN(d_lens);\n+\n+\tse_ctx = params->ctx_buf.vaddr;\n+\tflags = se_ctx->zsk_flags;\n+\tmac_len = se_ctx->mac_len;\n+\n+\tif (flags == 0x0)\n+\t\tiv_s = params->iv_buf;\n+\telse\n+\t\tiv_s = params->auth_iv_buf;\n+\n+\tdir = iv_s[8] & 0x1;\n+\n+\tcpt_inst_w4.s.opcode_major = ROC_SE_MAJOR_OP_KASUMI | ROC_SE_DMA_MODE;\n+\n+\t/* indicates ECB/CBC, direction, ctx from cptr, iv from dptr */\n+\tcpt_inst_w4.s.opcode_minor = ((1 << 6) | (se_ctx->k_ecb << 5) |\n+\t\t\t\t (dir << 4) | (0 << 3) | (flags & 0x7));\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tcpt_inst_w4.s.param1 = encr_data_len;\n+\tcpt_inst_w4.s.param2 = auth_data_len;\n+\n+\t/* consider iv len */\n+\tif (flags == 0x0) {\n+\t\tencr_offset += iv_len;\n+\t\tauth_offset += iv_len;\n+\t}\n+\n+\t/* save space for offset ctrl and iv */\n+\toffset_vaddr = m_vaddr;\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + ROC_SE_OFF_CTRL_LEN + iv_len;\n+\n+\t/* DPTR has SG list */\n+\tin_buffer = m_vaddr;\n+\n+\t((uint16_t *)in_buffer)[0] = 0;\n+\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t/* TODO Add error check if space will be sufficient */\n+\tgather_comp = (struct roc_se_sglist_comp *)((uint8_t *)m_vaddr + 8);\n+\n+\t/*\n+\t * Input Gather List\n+\t */\n+\ti = 0;\n+\n+\t/* Offset control word followed by iv */\n+\n+\tif (flags == 0x0) {\n+\t\tinputlen = encr_offset + (RTE_ALIGN(encr_data_len, 8) / 8);\n+\t\toutputlen = inputlen;\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\t\tif (unlikely((encr_offset >> 16))) {\n+\t\t\tplt_dp_err(\"Offset not supported\");\n+\t\t\tplt_dp_err(\"enc_offset: %d\", encr_offset);\n+\t\t\treturn -1;\n+\t\t}\n+\t} else {\n+\t\tinputlen = auth_offset + (RTE_ALIGN(auth_data_len, 8) / 8);\n+\t\toutputlen = mac_len;\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)auth_offset);\n+\t\tif (unlikely((auth_offset >> 8))) {\n+\t\t\tplt_dp_err(\"Offset not supported\");\n+\t\t\tplt_dp_err(\"auth_offset: %d\", auth_offset);\n+\t\t\treturn -1;\n+\t\t}\n+\t}\n+\n+\ti = fill_sg_comp(gather_comp, i, (uint64_t)offset_vaddr,\n+\t\t\t ROC_SE_OFF_CTRL_LEN + iv_len);\n+\n+\t/* IV */\n+\tiv_d = (uint8_t *)offset_vaddr + ROC_SE_OFF_CTRL_LEN;\n+\tmemcpy(iv_d, iv_s, iv_len);\n+\n+\t/* input data */\n+\tsize = inputlen - iv_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(gather_comp, i, params->src_iov, 0,\n+\t\t\t\t\t &size, NULL, 0);\n+\n+\t\tif (unlikely(size)) {\n+\t\t\tplt_dp_err(\"Insufficient buffer space,\"\n+\t\t\t\t \" size %d needed\",\n+\t\t\t\t size);\n+\t\t\treturn -1;\n+\t\t}\n+\t}\n+\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\tg_size_bytes = ((i + 3) / 4) * sizeof(struct roc_se_sglist_comp);\n+\n+\t/*\n+\t * Output Scatter List\n+\t */\n+\n+\ti = 0;\n+\tscatter_comp = (struct roc_se_sglist_comp *)((uint8_t *)gather_comp +\n+\t\t\t\t\t\t g_size_bytes);\n+\n+\tif (flags == 0x1) {\n+\t\t/* IV in SLIST only for F8 */\n+\t\tiv_len = 0;\n+\t}\n+\n+\t/* IV */\n+\tif (iv_len) {\n+\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t (uint64_t)offset_vaddr + ROC_SE_OFF_CTRL_LEN,\n+\t\t\t\t iv_len);\n+\t}\n+\n+\t/* Add output data */\n+\tif (req_flags & ROC_SE_VALID_MAC_BUF) {\n+\t\tsize = outputlen - iv_len - mac_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0, &size,\n+\t\t\t\t\t\t NULL, 0);\n+\n+\t\t\tif (unlikely(size)) {\n+\t\t\t\tplt_dp_err(\"Insufficient buffer space,\"\n+\t\t\t\t\t \" size %d needed\",\n+\t\t\t\t\t size);\n+\t\t\t\treturn -1;\n+\t\t\t}\n+\t\t}\n+\n+\t\t/* mac data */\n+\t\tif (mac_len) {\n+\t\t\ti = fill_sg_comp_from_buf(scatter_comp, i,\n+\t\t\t\t\t\t ¶ms->mac_buf);\n+\t\t}\n+\t} else {\n+\t\t/* Output including mac */\n+\t\tsize = outputlen - iv_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0, &size,\n+\t\t\t\t\t\t NULL, 0);\n+\n+\t\t\tif (unlikely(size)) {\n+\t\t\t\tplt_dp_err(\"Insufficient buffer space,\"\n+\t\t\t\t\t \" size %d needed\",\n+\t\t\t\t\t size);\n+\t\t\t\treturn -1;\n+\t\t\t}\n+\t\t}\n+\t}\n+\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\ts_size_bytes = ((i + 3) / 4) * sizeof(struct roc_se_sglist_comp);\n+\n+\tsize = g_size_bytes + s_size_bytes + ROC_SE_SG_LIST_HDR_SIZE;\n+\n+\t/* This is DPTR len in case of SG mode */\n+\tcpt_inst_w4.s.dlen = size;\n+\n+\tinst->dptr = (uint64_t)in_buffer;\n+\tinst->w4.u64 = cpt_inst_w4.u64;\n+\n+\treturn 0;\n+}\n+\n+static __rte_always_inline int\n cpt_fc_dec_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \t\t struct roc_se_fc_params *fc_params,\n \t\t struct cpt_inst_s *inst)\n@@ -1317,6 +1510,9 @@ cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \t} else if (fc_type == ROC_SE_PDCP) {\n \t\tret = cpt_zuc_snow3g_enc_prep(flags, d_offs, d_lens, fc_params,\n \t\t\t\t\t inst);\n+\t} else if (fc_type == ROC_SE_KASUMI) {\n+\t\tret = cpt_kasumi_enc_prep(flags, d_offs, d_lens, fc_params,\n+\t\t\t\t\t inst);\n \t}\n \n \treturn ret;\n", "prefixes": [ "v2", "16/20" ] }