Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/94550/?format=api
{ "id": 94550, "url": "https://patches.dpdk.org/api/patches/94550/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210619110154.10301-10-pbhagavatula@marvell.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210619110154.10301-10-pbhagavatula@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210619110154.10301-10-pbhagavatula@marvell.com", "date": "2021-06-19T11:01:50", "name": "[v2,10/13] event/cnxk: add Tx adapter fastpath ops", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "e3b56fc17542007277875712c74a4799a2320fe9", "submitter": { "id": 1183, "url": "https://patches.dpdk.org/api/people/1183/?format=api", "name": "Pavan Nikhilesh Bhagavatula", "email": "pbhagavatula@marvell.com" }, "delegate": null, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210619110154.10301-10-pbhagavatula@marvell.com/mbox/", "series": [ { "id": 17405, "url": "https://patches.dpdk.org/api/series/17405/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17405", "date": "2021-06-19T11:01:41", "name": "[v2,01/13] net/cnxk: add multi seg Rx vector routine", "version": 2, "mbox": "https://patches.dpdk.org/series/17405/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/94550/comments/", "check": "warning", "checks": "https://patches.dpdk.org/api/patches/94550/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id ACCAFA0A0C;\n\tSat, 19 Jun 2021 13:03:31 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 8EEA741179;\n\tSat, 19 Jun 2021 13:02:45 +0200 (CEST)", "from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com\n [67.231.148.174])\n by mails.dpdk.org (Postfix) with ESMTP id 98C854116C\n for <dev@dpdk.org>; Sat, 19 Jun 2021 13:02:43 +0200 (CEST)", "from pps.filterd (m0045849.ppops.net [127.0.0.1])\n by mx0a-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id\n 15JAt162021741 for <dev@dpdk.org>; Sat, 19 Jun 2021 04:02:42 -0700", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0a-0016f401.pphosted.com with ESMTP id 399dxrg6sm-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Sat, 19 Jun 2021 04:02:42 -0700", "from DC5-EXCH02.marvell.com (10.69.176.39) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Sat, 19 Jun 2021 04:02:41 -0700", "from maili.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com\n (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.18 via Frontend\n Transport; Sat, 19 Jun 2021 04:02:41 -0700", "from BG-LT7430.marvell.com (BG-LT7430.marvell.com [10.28.177.176])\n by maili.marvell.com (Postfix) with ESMTP id 8E2005B6965;\n Sat, 19 Jun 2021 04:02:39 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=r4lqDeTANJCQQPQwcBfbbEmp2fRJFSvnzPt2CXB0EC4=;\n b=ZIYdD4o9l0mljwCy0y1LTxwP7Xn94gl2USPYUtCuoXraeds0+9Q/AtOuFguPHjpp6rL8\n rLOwvv9b0yF8dTTDPtsvayOA/qxIgUkIR+vwBy8Aig35mZbMI7d0QX7FpndNNrxwjWk/\n Z9EoduBlyG1Kvb7JHWJA+j1a6zVDptDaDUtnVJkzCpXPtWI+TKVa+6+m2SH35Evk1gIT\n 0JaEYrYaUPshz08+vi41NcxqRtZx7bPFvOEXnbVYe1/fRNkZ2VMILS/LrEbvcFbJ3jPL\n 68yGcRQL2hVrIew+mwaj0EkxnJHgYOw4DyXrrMBVsQapLT8dpuJHjIMt1uvjLhKFrUTJ Lg==", "From": "<pbhagavatula@marvell.com>", "To": "<jerinj@marvell.com>, Pavan Nikhilesh <pbhagavatula@marvell.com>, \"Shijith\n Thotton\" <sthotton@marvell.com>", "CC": "<dev@dpdk.org>", "Date": "Sat, 19 Jun 2021 16:31:50 +0530", "Message-ID": "<20210619110154.10301-10-pbhagavatula@marvell.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20210619110154.10301-1-pbhagavatula@marvell.com>", "References": "<20210524122303.1116-1-pbhagavatula@marvell.com>\n <20210619110154.10301-1-pbhagavatula@marvell.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-ORIG-GUID": "BVqeyfcXLWjgxg-lCMaFWZQ2pZj6XHSL", "X-Proofpoint-GUID": "BVqeyfcXLWjgxg-lCMaFWZQ2pZj6XHSL", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.391, 18.0.790\n definitions=2021-06-19_09:2021-06-18,\n 2021-06-19 signatures=0", "Subject": "[dpdk-dev] [PATCH v2 10/13] event/cnxk: add Tx adapter fastpath ops", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Pavan Nikhilesh <pbhagavatula@marvell.com>\n\nAdd support for event eth Tx adapter fastpath operations.\n\nSigned-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com>\n---\n drivers/event/cnxk/cn10k_eventdev.c | 38 ++++++++\n drivers/event/cnxk/cn10k_worker.h | 67 ++++++++++++++\n drivers/event/cnxk/cn10k_worker_tx_enq.c | 23 +++++\n drivers/event/cnxk/cn10k_worker_tx_enq_seg.c | 23 +++++\n drivers/event/cnxk/cn9k_eventdev.c | 81 +++++++++++++++++\n drivers/event/cnxk/cn9k_worker.h | 87 +++++++++++++++++++\n drivers/event/cnxk/cn9k_worker_dual_tx_enq.c | 23 +++++\n .../event/cnxk/cn9k_worker_dual_tx_enq_seg.c | 23 +++++\n drivers/event/cnxk/cn9k_worker_tx_enq.c | 23 +++++\n drivers/event/cnxk/cn9k_worker_tx_enq_seg.c | 23 +++++\n drivers/event/cnxk/meson.build | 6 ++\n 11 files changed, 417 insertions(+)\n create mode 100644 drivers/event/cnxk/cn10k_worker_tx_enq.c\n create mode 100644 drivers/event/cnxk/cn10k_worker_tx_enq_seg.c\n create mode 100644 drivers/event/cnxk/cn9k_worker_dual_tx_enq.c\n create mode 100644 drivers/event/cnxk/cn9k_worker_dual_tx_enq_seg.c\n create mode 100644 drivers/event/cnxk/cn9k_worker_tx_enq.c\n create mode 100644 drivers/event/cnxk/cn9k_worker_tx_enq_seg.c", "diff": "diff --git a/drivers/event/cnxk/cn10k_eventdev.c b/drivers/event/cnxk/cn10k_eventdev.c\nindex 8a9b04a3db..e462f770c5 100644\n--- a/drivers/event/cnxk/cn10k_eventdev.c\n+++ b/drivers/event/cnxk/cn10k_eventdev.c\n@@ -328,6 +328,23 @@ cn10k_sso_fp_fns_set(struct rte_eventdev *event_dev)\n #undef R\n \t\t};\n \n+\t/* Tx modes */\n+\tconst event_tx_adapter_enqueue\n+\t\tsso_hws_tx_adptr_enq[2][2][2][2][2][2] = {\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\t[f5][f4][f3][f2][f1][f0] = cn10k_sso_hws_tx_adptr_enq_##name,\n+\t\t\tNIX_TX_FASTPATH_MODES\n+#undef T\n+\t\t};\n+\n+\tconst event_tx_adapter_enqueue\n+\t\tsso_hws_tx_adptr_enq_seg[2][2][2][2][2][2] = {\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\t[f5][f4][f3][f2][f1][f0] = cn10k_sso_hws_tx_adptr_enq_seg_##name,\n+\t\t\tNIX_TX_FASTPATH_MODES\n+#undef T\n+\t\t};\n+\n \tevent_dev->enqueue = cn10k_sso_hws_enq;\n \tevent_dev->enqueue_burst = cn10k_sso_hws_enq_burst;\n \tevent_dev->enqueue_new_burst = cn10k_sso_hws_enq_new_burst;\n@@ -407,6 +424,27 @@ cn10k_sso_fp_fns_set(struct rte_eventdev *event_dev)\n \t\t\t\t[!!(dev->rx_offloads & NIX_RX_OFFLOAD_RSS_F)];\n \t\t}\n \t}\n+\n+\tif (dev->tx_offloads & NIX_TX_MULTI_SEG_F) {\n+\t\t/* [SEC] [TSMP] [MBUF_NOFF] [VLAN] [OL3_L4_CSUM] [L3_L4_CSUM] */\n+\t\tevent_dev->txa_enqueue = sso_hws_tx_adptr_enq_seg\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSTAMP_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSO_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_MBUF_NOFF_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_VLAN_QINQ_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_OL3_OL4_CSUM_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_L3_L4_CSUM_F)];\n+\t} else {\n+\t\tevent_dev->txa_enqueue = sso_hws_tx_adptr_enq\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSTAMP_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSO_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_MBUF_NOFF_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_VLAN_QINQ_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_OL3_OL4_CSUM_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_L3_L4_CSUM_F)];\n+\t}\n+\n+\tevent_dev->txa_enqueue_same_dest = event_dev->txa_enqueue;\n }\n \n static void\ndiff --git a/drivers/event/cnxk/cn10k_worker.h b/drivers/event/cnxk/cn10k_worker.h\nindex b724083caa..3c90c85009 100644\n--- a/drivers/event/cnxk/cn10k_worker.h\n+++ b/drivers/event/cnxk/cn10k_worker.h\n@@ -11,6 +11,7 @@\n \n #include \"cn10k_ethdev.h\"\n #include \"cn10k_rx.h\"\n+#include \"cn10k_tx.h\"\n \n /* SSO Operations */\n \n@@ -251,4 +252,70 @@ uint16_t __rte_hot cn10k_sso_hws_enq_fwd_burst(void *port,\n NIX_RX_FASTPATH_MODES\n #undef R\n \n+static __rte_always_inline const struct cn10k_eth_txq *\n+cn10k_sso_hws_xtract_meta(struct rte_mbuf *m,\n+\t\t\t const uint64_t txq_data[][RTE_MAX_QUEUES_PER_PORT])\n+{\n+\treturn (const struct cn10k_eth_txq *)\n+\t\ttxq_data[m->port][rte_event_eth_tx_adapter_txq_get(m)];\n+}\n+\n+static __rte_always_inline uint16_t\n+cn10k_sso_hws_event_tx(struct cn10k_sso_hws *ws, struct rte_event *ev,\n+\t\t uint64_t *cmd,\n+\t\t const uint64_t txq_data[][RTE_MAX_QUEUES_PER_PORT],\n+\t\t const uint32_t flags)\n+{\n+\tconst struct cn10k_eth_txq *txq;\n+\tstruct rte_mbuf *m = ev->mbuf;\n+\tuint16_t ref_cnt = m->refcnt;\n+\tuintptr_t lmt_addr;\n+\tuint16_t lmt_id;\n+\tuintptr_t pa;\n+\n+\tlmt_addr = ws->lmt_base;\n+\tROC_LMT_BASE_ID_GET(lmt_addr, lmt_id);\n+\ttxq = cn10k_sso_hws_xtract_meta(m, txq_data);\n+\tcn10k_nix_tx_skeleton(txq, cmd, flags);\n+\t/* Perform header writes before barrier for TSO */\n+\tif (flags & NIX_TX_OFFLOAD_TSO_F)\n+\t\tcn10k_nix_xmit_prepare_tso(m, flags);\n+\n+\tcn10k_nix_xmit_prepare(m, cmd, lmt_addr, flags, txq->lso_tun_fmt);\n+\tif (flags & NIX_TX_MULTI_SEG_F) {\n+\t\tconst uint16_t segdw =\n+\t\t\tcn10k_nix_prepare_mseg(m, (uint64_t *)lmt_addr, flags);\n+\t\tpa = txq->io_addr | ((segdw - 1) << 4);\n+\t} else {\n+\t\tpa = txq->io_addr | (cn10k_nix_tx_ext_subs(flags) + 1) << 4;\n+\t}\n+\tif (!ev->sched_type)\n+\t\tcnxk_sso_hws_head_wait(ws->tx_base + SSOW_LF_GWS_TAG);\n+\n+\troc_lmt_submit_steorl(lmt_id, pa);\n+\n+\tif (flags & NIX_TX_OFFLOAD_MBUF_NOFF_F) {\n+\t\tif (ref_cnt > 1)\n+\t\t\treturn 1;\n+\t}\n+\n+\tcnxk_sso_hws_swtag_flush(ws->tx_base + SSOW_LF_GWS_TAG,\n+\t\t\t\t ws->tx_base + SSOW_LF_GWS_OP_SWTAG_FLUSH);\n+\n+\treturn 1;\n+}\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn10k_sso_hws_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events); \\\n+\tuint16_t __rte_hot cn10k_sso_hws_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events); \\\n+\tuint16_t __rte_hot cn10k_sso_hws_dual_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events); \\\n+\tuint16_t __rte_hot cn10k_sso_hws_dual_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events);\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\n+\n #endif\ndiff --git a/drivers/event/cnxk/cn10k_worker_tx_enq.c b/drivers/event/cnxk/cn10k_worker_tx_enq.c\nnew file mode 100644\nindex 0000000000..f9968ac0d0\n--- /dev/null\n+++ b/drivers/event/cnxk/cn10k_worker_tx_enq.c\n@@ -0,0 +1,23 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2021 Marvell.\n+ */\n+\n+#include \"cn10k_worker.h\"\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn10k_sso_hws_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events) \\\n+\t{ \\\n+\t\tstruct cn10k_sso_hws *ws = port; \\\n+\t\tuint64_t cmd[sz]; \\\n+\t\t\t\t\t\t\t\t\t \\\n+\t\tRTE_SET_USED(nb_events); \\\n+\t\treturn cn10k_sso_hws_event_tx( \\\n+\t\t\tws, &ev[0], cmd, \\\n+\t\t\t(const uint64_t(*)[RTE_MAX_QUEUES_PER_PORT]) & \\\n+\t\t\t\tws->tx_adptr_data, \\\n+\t\t\tflags); \\\n+\t}\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\ndiff --git a/drivers/event/cnxk/cn10k_worker_tx_enq_seg.c b/drivers/event/cnxk/cn10k_worker_tx_enq_seg.c\nnew file mode 100644\nindex 0000000000..a24fc42e5a\n--- /dev/null\n+++ b/drivers/event/cnxk/cn10k_worker_tx_enq_seg.c\n@@ -0,0 +1,23 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2021 Marvell.\n+ */\n+\n+#include \"cn10k_worker.h\"\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn10k_sso_hws_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events) \\\n+\t{ \\\n+\t\tuint64_t cmd[(sz) + CNXK_NIX_TX_MSEG_SG_DWORDS - 2]; \\\n+\t\tstruct cn10k_sso_hws *ws = port; \\\n+\t\t\t\t\t\t\t\t\t \\\n+\t\tRTE_SET_USED(nb_events); \\\n+\t\treturn cn10k_sso_hws_event_tx( \\\n+\t\t\tws, &ev[0], cmd, \\\n+\t\t\t(const uint64_t(*)[RTE_MAX_QUEUES_PER_PORT]) & \\\n+\t\t\t\tws->tx_adptr_data, \\\n+\t\t\t(flags) | NIX_TX_MULTI_SEG_F); \\\n+\t}\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\ndiff --git a/drivers/event/cnxk/cn9k_eventdev.c b/drivers/event/cnxk/cn9k_eventdev.c\nindex bdc5632235..af97020f2f 100644\n--- a/drivers/event/cnxk/cn9k_eventdev.c\n+++ b/drivers/event/cnxk/cn9k_eventdev.c\n@@ -430,6 +430,39 @@ cn9k_sso_fp_fns_set(struct rte_eventdev *event_dev)\n #undef R\n \t\t};\n \n+\t/* Tx modes */\n+\tconst event_tx_adapter_enqueue\n+\t\tsso_hws_tx_adptr_enq[2][2][2][2][2][2] = {\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\t[f5][f4][f3][f2][f1][f0] = cn9k_sso_hws_tx_adptr_enq_##name,\n+\t\t\tNIX_TX_FASTPATH_MODES\n+#undef T\n+\t\t};\n+\n+\tconst event_tx_adapter_enqueue\n+\t\tsso_hws_tx_adptr_enq_seg[2][2][2][2][2][2] = {\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\t[f5][f4][f3][f2][f1][f0] = cn9k_sso_hws_tx_adptr_enq_seg_##name,\n+\t\t\tNIX_TX_FASTPATH_MODES\n+#undef T\n+\t\t};\n+\n+\tconst event_tx_adapter_enqueue\n+\t\tsso_hws_dual_tx_adptr_enq[2][2][2][2][2][2] = {\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\t[f5][f4][f3][f2][f1][f0] = cn9k_sso_hws_dual_tx_adptr_enq_##name,\n+\t\t\tNIX_TX_FASTPATH_MODES\n+#undef T\n+\t\t};\n+\n+\tconst event_tx_adapter_enqueue\n+\t\tsso_hws_dual_tx_adptr_enq_seg[2][2][2][2][2][2] = {\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\t[f5][f4][f3][f2][f1][f0] = cn9k_sso_hws_dual_tx_adptr_enq_seg_##name,\n+\t\t\tNIX_TX_FASTPATH_MODES\n+#undef T\n+\t\t};\n+\n \tevent_dev->enqueue = cn9k_sso_hws_enq;\n \tevent_dev->enqueue_burst = cn9k_sso_hws_enq_burst;\n \tevent_dev->enqueue_new_burst = cn9k_sso_hws_enq_new_burst;\n@@ -510,6 +543,25 @@ cn9k_sso_fp_fns_set(struct rte_eventdev *event_dev)\n \t\t}\n \t}\n \n+\tif (dev->tx_offloads & NIX_TX_MULTI_SEG_F) {\n+\t\t/* [SEC] [TSMP] [MBUF_NOFF] [VLAN] [OL3_L4_CSUM] [L3_L4_CSUM] */\n+\t\tevent_dev->txa_enqueue = sso_hws_tx_adptr_enq_seg\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSTAMP_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSO_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_MBUF_NOFF_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_VLAN_QINQ_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_OL3_OL4_CSUM_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_L3_L4_CSUM_F)];\n+\t} else {\n+\t\tevent_dev->txa_enqueue = sso_hws_tx_adptr_enq\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSTAMP_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSO_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_MBUF_NOFF_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_VLAN_QINQ_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_OL3_OL4_CSUM_F)]\n+\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_L3_L4_CSUM_F)];\n+\t}\n+\n \tif (dev->dual_ws) {\n \t\tevent_dev->enqueue = cn9k_sso_hws_dual_enq;\n \t\tevent_dev->enqueue_burst = cn9k_sso_hws_dual_enq_burst;\n@@ -618,8 +670,37 @@ cn9k_sso_fp_fns_set(struct rte_eventdev *event_dev)\n \t\t\t\t\t\t NIX_RX_OFFLOAD_RSS_F)];\n \t\t\t}\n \t\t}\n+\n+\t\tif (dev->tx_offloads & NIX_TX_MULTI_SEG_F) {\n+\t\t\t/* [TSMP] [MBUF_NOFF] [VLAN] [OL3_L4_CSUM] [L3_L4_CSUM]\n+\t\t\t */\n+\t\t\tevent_dev->txa_enqueue = sso_hws_dual_tx_adptr_enq_seg\n+\t\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSTAMP_F)]\n+\t\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSO_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_MBUF_NOFF_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_VLAN_QINQ_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_OL3_OL4_CSUM_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_L3_L4_CSUM_F)];\n+\t\t} else {\n+\t\t\tevent_dev->txa_enqueue = sso_hws_dual_tx_adptr_enq\n+\t\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSTAMP_F)]\n+\t\t\t\t[!!(dev->tx_offloads & NIX_TX_OFFLOAD_TSO_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_MBUF_NOFF_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_VLAN_QINQ_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_OL3_OL4_CSUM_F)]\n+\t\t\t\t[!!(dev->tx_offloads &\n+\t\t\t\t NIX_TX_OFFLOAD_L3_L4_CSUM_F)];\n+\t\t}\n \t}\n \n+\tevent_dev->txa_enqueue_same_dest = event_dev->txa_enqueue;\n \trte_mb();\n }\n \ndiff --git a/drivers/event/cnxk/cn9k_worker.h b/drivers/event/cnxk/cn9k_worker.h\nindex c01c00e1da..5aa053c586 100644\n--- a/drivers/event/cnxk/cn9k_worker.h\n+++ b/drivers/event/cnxk/cn9k_worker.h\n@@ -11,6 +11,7 @@\n \n #include \"cn9k_ethdev.h\"\n #include \"cn9k_rx.h\"\n+#include \"cn9k_tx.h\"\n \n /* SSO Operations */\n \n@@ -416,4 +417,90 @@ NIX_RX_FASTPATH_MODES\n NIX_RX_FASTPATH_MODES\n #undef R\n \n+static __rte_always_inline const struct cn9k_eth_txq *\n+cn9k_sso_hws_xtract_meta(struct rte_mbuf *m,\n+\t\t\t const uint64_t txq_data[][RTE_MAX_QUEUES_PER_PORT])\n+{\n+\treturn (const struct cn9k_eth_txq *)\n+\t\ttxq_data[m->port][rte_event_eth_tx_adapter_txq_get(m)];\n+}\n+\n+static __rte_always_inline void\n+cn9k_sso_hws_prepare_pkt(const struct cn9k_eth_txq *txq, struct rte_mbuf *m,\n+\t\t\t uint64_t *cmd, const uint32_t flags)\n+{\n+\troc_lmt_mov(cmd, txq->cmd, cn9k_nix_tx_ext_subs(flags));\n+\tcn9k_nix_xmit_prepare(m, cmd, flags, txq->lso_tun_fmt);\n+}\n+\n+static __rte_always_inline uint16_t\n+cn9k_sso_hws_event_tx(uint64_t base, struct rte_event *ev, uint64_t *cmd,\n+\t\t const uint64_t txq_data[][RTE_MAX_QUEUES_PER_PORT],\n+\t\t const uint32_t flags)\n+{\n+\tstruct rte_mbuf *m = ev->mbuf;\n+\tconst struct cn9k_eth_txq *txq;\n+\tuint16_t ref_cnt = m->refcnt;\n+\n+\t/* Perform header writes before barrier for TSO */\n+\tcn9k_nix_xmit_prepare_tso(m, flags);\n+\t/* Lets commit any changes in the packet here in case when\n+\t * fast free is set as no further changes will be made to mbuf.\n+\t * In case of fast free is not set, both cn9k_nix_prepare_mseg()\n+\t * and cn9k_nix_xmit_prepare() has a barrier after refcnt update.\n+\t */\n+\tif (!(flags & NIX_TX_OFFLOAD_MBUF_NOFF_F))\n+\t\trte_io_wmb();\n+\ttxq = cn9k_sso_hws_xtract_meta(m, txq_data);\n+\tcn9k_sso_hws_prepare_pkt(txq, m, cmd, flags);\n+\n+\tif (flags & NIX_TX_MULTI_SEG_F) {\n+\t\tconst uint16_t segdw = cn9k_nix_prepare_mseg(m, cmd, flags);\n+\t\tif (!CNXK_TT_FROM_EVENT(ev->event)) {\n+\t\t\tcn9k_nix_xmit_mseg_prep_lmt(cmd, txq->lmt_addr, segdw);\n+\t\t\tcnxk_sso_hws_head_wait(base + SSOW_LF_GWS_TAG);\n+\t\t\tif (cn9k_nix_xmit_submit_lmt(txq->io_addr) == 0)\n+\t\t\t\tcn9k_nix_xmit_mseg_one(cmd, txq->lmt_addr,\n+\t\t\t\t\t\t txq->io_addr, segdw);\n+\t\t} else {\n+\t\t\tcn9k_nix_xmit_mseg_one(cmd, txq->lmt_addr, txq->io_addr,\n+\t\t\t\t\t segdw);\n+\t\t}\n+\t} else {\n+\t\tif (!CNXK_TT_FROM_EVENT(ev->event)) {\n+\t\t\tcn9k_nix_xmit_prep_lmt(cmd, txq->lmt_addr, flags);\n+\t\t\tcnxk_sso_hws_head_wait(base + SSOW_LF_GWS_TAG);\n+\t\t\tif (cn9k_nix_xmit_submit_lmt(txq->io_addr) == 0)\n+\t\t\t\tcn9k_nix_xmit_one(cmd, txq->lmt_addr,\n+\t\t\t\t\t\t txq->io_addr, flags);\n+\t\t} else {\n+\t\t\tcn9k_nix_xmit_one(cmd, txq->lmt_addr, txq->io_addr,\n+\t\t\t\t\t flags);\n+\t\t}\n+\t}\n+\n+\tif (flags & NIX_TX_OFFLOAD_MBUF_NOFF_F) {\n+\t\tif (ref_cnt > 1)\n+\t\t\treturn 1;\n+\t}\n+\n+\tcnxk_sso_hws_swtag_flush(base + SSOW_LF_GWS_TAG,\n+\t\t\t\t base + SSOW_LF_GWS_OP_SWTAG_FLUSH);\n+\n+\treturn 1;\n+}\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn9k_sso_hws_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events); \\\n+\tuint16_t __rte_hot cn9k_sso_hws_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events); \\\n+\tuint16_t __rte_hot cn9k_sso_hws_dual_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events); \\\n+\tuint16_t __rte_hot cn9k_sso_hws_dual_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events);\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\n+\n #endif\ndiff --git a/drivers/event/cnxk/cn9k_worker_dual_tx_enq.c b/drivers/event/cnxk/cn9k_worker_dual_tx_enq.c\nnew file mode 100644\nindex 0000000000..92e2981f02\n--- /dev/null\n+++ b/drivers/event/cnxk/cn9k_worker_dual_tx_enq.c\n@@ -0,0 +1,23 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2021 Marvell.\n+ */\n+\n+#include \"cn9k_worker.h\"\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn9k_sso_hws_dual_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events) \\\n+\t{ \\\n+\t\tstruct cn9k_sso_hws_dual *ws = port; \\\n+\t\tuint64_t cmd[sz]; \\\n+\t\t\t\t\t\t\t\t\t \\\n+\t\tRTE_SET_USED(nb_events); \\\n+\t\treturn cn9k_sso_hws_event_tx( \\\n+\t\t\tws->base[!ws->vws], &ev[0], cmd, \\\n+\t\t\t(const uint64_t(*)[RTE_MAX_QUEUES_PER_PORT]) & \\\n+\t\t\t\tws->tx_adptr_data, \\\n+\t\t\tflags); \\\n+\t}\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\ndiff --git a/drivers/event/cnxk/cn9k_worker_dual_tx_enq_seg.c b/drivers/event/cnxk/cn9k_worker_dual_tx_enq_seg.c\nnew file mode 100644\nindex 0000000000..dfb574cf95\n--- /dev/null\n+++ b/drivers/event/cnxk/cn9k_worker_dual_tx_enq_seg.c\n@@ -0,0 +1,23 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2021 Marvell.\n+ */\n+\n+#include \"cn9k_worker.h\"\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn9k_sso_hws_dual_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events) \\\n+\t{ \\\n+\t\tuint64_t cmd[(sz) + CNXK_NIX_TX_MSEG_SG_DWORDS - 2]; \\\n+\t\tstruct cn9k_sso_hws_dual *ws = port; \\\n+\t\t\t\t\t\t\t\t\t \\\n+\t\tRTE_SET_USED(nb_events); \\\n+\t\treturn cn9k_sso_hws_event_tx( \\\n+\t\t\tws->base[!ws->vws], &ev[0], cmd, \\\n+\t\t\t(const uint64_t(*)[RTE_MAX_QUEUES_PER_PORT]) & \\\n+\t\t\t\tws->tx_adptr_data, \\\n+\t\t\t(flags) | NIX_TX_MULTI_SEG_F); \\\n+\t}\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\ndiff --git a/drivers/event/cnxk/cn9k_worker_tx_enq.c b/drivers/event/cnxk/cn9k_worker_tx_enq.c\nnew file mode 100644\nindex 0000000000..3df649c0c8\n--- /dev/null\n+++ b/drivers/event/cnxk/cn9k_worker_tx_enq.c\n@@ -0,0 +1,23 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2021 Marvell.\n+ */\n+\n+#include \"cn9k_worker.h\"\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn9k_sso_hws_tx_adptr_enq_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events) \\\n+\t{ \\\n+\t\tstruct cn9k_sso_hws *ws = port; \\\n+\t\tuint64_t cmd[sz]; \\\n+\t\t\t\t\t\t\t\t\t \\\n+\t\tRTE_SET_USED(nb_events); \\\n+\t\treturn cn9k_sso_hws_event_tx( \\\n+\t\t\tws->base, &ev[0], cmd, \\\n+\t\t\t(const uint64_t(*)[RTE_MAX_QUEUES_PER_PORT]) & \\\n+\t\t\t\tws->tx_adptr_data, \\\n+\t\t\tflags); \\\n+\t}\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\ndiff --git a/drivers/event/cnxk/cn9k_worker_tx_enq_seg.c b/drivers/event/cnxk/cn9k_worker_tx_enq_seg.c\nnew file mode 100644\nindex 0000000000..0efe29113e\n--- /dev/null\n+++ b/drivers/event/cnxk/cn9k_worker_tx_enq_seg.c\n@@ -0,0 +1,23 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2021 Marvell.\n+ */\n+\n+#include \"cn9k_worker.h\"\n+\n+#define T(name, f5, f4, f3, f2, f1, f0, sz, flags) \\\n+\tuint16_t __rte_hot cn9k_sso_hws_tx_adptr_enq_seg_##name( \\\n+\t\tvoid *port, struct rte_event ev[], uint16_t nb_events) \\\n+\t{ \\\n+\t\tuint64_t cmd[(sz) + CNXK_NIX_TX_MSEG_SG_DWORDS - 2]; \\\n+\t\tstruct cn9k_sso_hws *ws = port; \\\n+\t\t\t\t\t\t\t\t\t \\\n+\t\tRTE_SET_USED(nb_events); \\\n+\t\treturn cn9k_sso_hws_event_tx( \\\n+\t\t\tws->base, &ev[0], cmd, \\\n+\t\t\t(const uint64_t(*)[RTE_MAX_QUEUES_PER_PORT]) & \\\n+\t\t\t\tws->tx_adptr_data, \\\n+\t\t\t(flags) | NIX_TX_MULTI_SEG_F); \\\n+\t}\n+\n+NIX_TX_FASTPATH_MODES\n+#undef T\ndiff --git a/drivers/event/cnxk/meson.build b/drivers/event/cnxk/meson.build\nindex c5c1c0ee8e..13e0634e86 100644\n--- a/drivers/event/cnxk/meson.build\n+++ b/drivers/event/cnxk/meson.build\n@@ -17,11 +17,17 @@ sources = files(\n 'cn9k_worker_dual_deq.c',\n 'cn9k_worker_dual_deq_burst.c',\n 'cn9k_worker_dual_deq_tmo.c',\n+ 'cn9k_worker_tx_enq.c',\n+ 'cn9k_worker_tx_enq_seg.c',\n+ 'cn9k_worker_dual_tx_enq.c',\n+ 'cn9k_worker_dual_tx_enq_seg.c',\n 'cn10k_eventdev.c',\n 'cn10k_worker.c',\n 'cn10k_worker_deq.c',\n 'cn10k_worker_deq_burst.c',\n 'cn10k_worker_deq_tmo.c',\n+ 'cn10k_worker_tx_enq.c',\n+ 'cn10k_worker_tx_enq_seg.c',\n 'cnxk_eventdev.c',\n 'cnxk_eventdev_adptr.c',\n 'cnxk_eventdev_selftest.c',\n", "prefixes": [ "v2", "10/13" ] }