Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/21208/?format=api
{ "id": 21208, "url": "https://patches.dpdk.org/api/patches/21208/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1488545223-25739-23-git-send-email-hemant.agrawal@nxp.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1488545223-25739-23-git-send-email-hemant.agrawal@nxp.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1488545223-25739-23-git-send-email-hemant.agrawal@nxp.com", "date": "2017-03-03T12:46:39", "name": "[dpdk-dev,PATCHv8,22/46] net/dpaa2: adding eth ops to dpaa2", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "c70ac21212fdef6c623582b2a90893f39f8e4417", "submitter": { "id": 477, "url": "https://patches.dpdk.org/api/people/477/?format=api", "name": "Hemant Agrawal", "email": "hemant.agrawal@nxp.com" }, "delegate": { "id": 319, "url": "https://patches.dpdk.org/api/users/319/?format=api", "username": "fyigit", "first_name": "Ferruh", "last_name": "Yigit", "email": "ferruh.yigit@amd.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1488545223-25739-23-git-send-email-hemant.agrawal@nxp.com/mbox/", "series": [], "comments": "https://patches.dpdk.org/api/patches/21208/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/21208/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [IPv6:::1])\n\tby dpdk.org (Postfix) with ESMTP id E53D8FA66;\n\tFri, 3 Mar 2017 08:14:49 +0100 (CET)", "from NAM01-BY2-obe.outbound.protection.outlook.com\n\t(mail-by2nam01on0051.outbound.protection.outlook.com [104.47.34.51])\n\tby dpdk.org (Postfix) with ESMTP id 91114F970\n\tfor <dev@dpdk.org>; Fri, 3 Mar 2017 08:14:18 +0100 (CET)", "from DM5PR03CA0020.namprd03.prod.outlook.com (10.175.104.30) by\n\tBN6PR03MB2947.namprd03.prod.outlook.com (10.175.126.13) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id\n\t15.1.947.12; Fri, 3 Mar 2017 07:14:16 +0000", "from BY2FFO11FD047.protection.gbl (2a01:111:f400:7c0c::180) by\n\tDM5PR03CA0020.outlook.office365.com (2603:10b6:3:118::30) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id\n\t15.1.947.12 via Frontend Transport; Fri, 3 Mar 2017 07:14:16 +0000", "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBY2FFO11FD047.mail.protection.outlook.com (10.1.15.175) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.933.11\n\tvia Frontend Transport; Fri, 3 Mar 2017 07:14:15 +0000", "from bf-netperf1.idc ([10.232.134.28])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv237D50P005035; Fri, 3 Mar 2017 00:14:12 -0700" ], "Authentication-Results": "spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=nxp.com; caviumnetworks.com;\n\tdkim=none (message not signed)\n\theader.d=none; caviumnetworks.com;\n\tdmarc=fail action=none header.from=nxp.com; ", "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;", "From": "Hemant Agrawal <hemant.agrawal@nxp.com>", "To": "<dev@dpdk.org>", "CC": "<thomas.monjalon@6wind.com>, <bruce.richardson@intel.com>,\n\t<shreyansh.jain@nxp.com>, <john.mcnamara@intel.com>,\n\t<ferruh.yigit@intel.com>, <jerin.jacob@caviumnetworks.com>", "Date": "Fri, 3 Mar 2017 18:16:39 +0530", "Message-ID": "<1488545223-25739-23-git-send-email-hemant.agrawal@nxp.com>", "X-Mailer": "git-send-email 1.9.1", "In-Reply-To": "<1488545223-25739-1-git-send-email-hemant.agrawal@nxp.com>", "References": "<1487205586-6785-1-git-send-email-hemant.agrawal@nxp.com>\n\t<1488545223-25739-1-git-send-email-hemant.agrawal@nxp.com>", "X-EOPAttributedMessage": "0", "X-Matching-Connectors": "131329988560268223;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()", "X-Forefront-Antispam-Report": "CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(7916002)(336005)(39410400002)(39850400002)(39860400002)(39400400002)(39380400002)(39840400002)(39450400003)(2980300002)(1110001)(1109001)(339900001)(199003)(189002)(9170700003)(110136004)(2906002)(38730400002)(4326008)(53936002)(5003940100001)(50466002)(48376002)(106466001)(2351001)(105606002)(54906002)(6916009)(8656002)(2950100002)(6666003)(5660300001)(104016004)(77096006)(50226002)(626004)(189998001)(356003)(8676002)(305945005)(92566002)(81166006)(50986999)(8936002)(76176999)(47776003)(33646002)(85426001)(86362001)(36756003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BN6PR03MB2947;\n\tH:tx30smr01.am.freescale.net; \n\tFPR:; SPF:Fail; MLV:ovrnspm; A:1; MX:1; PTR:InfoDomainNonexistent;\n\tLANG:en; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BY2FFO11FD047;\n\t1:mmrWVjymYtxO2e/YH415De9mum2k43VqwfvSmbfNZqbh29ddl3/Fjx1svrC3P+K/a4yDyKhiOGmG9bIecN4JIzGhjZUuBSYLU5CR2gHgT7aAxYZ1NRmEOhHxqCsMtbTX8qoFaVy3GivQw7xJ0kglXF0aX8WLmPagEi1NGwZpAZeTnnDDWaRpe0lI1YCHuXbrFgpma3MjdmwvrvjlZijNKpx5cithjelz93OHedbfpsuCcbxjvTU7+ukDDEBCNIDq25UexTSBt8f/mv3BSwHAG6+4n6cAw8t94U/O0WDpW5cJSK9w4jLtcW1irHbQxaSZqU2A+B8/lRn9Nk+nJS9R4v6ommG1dT90Pw8P5O/WRho/BfeTubb3GKuswi4sgnaJCpj/xbp7NOV0rNvvz5sbOvp9ZqKlQ2k4fQG1VPmiDW/4EBKHbgp/QdOdsGTdpKJOxw8aDmLGMZPfwlvHprw+phXvN4wnk3t7l2Qa1JSltPxLh3PYFXuEkGP3f97fwC+NgroDGohwj5SBIKyR+fAnUC0Xvsc4BvjZ36PX0hJqLS+7RhFSKaeP2GQ68YvMS9ktdBka2kTnkZ7N3rowwjG+tbKtbisnMwtIyrucy/rx1jy/Q0ibf5fit3dptH30hQQW9/FdCVaTj7i25YIU+ZPy1w==", "1; BN6PR03MB2947;\n\t3:ORVIwa61VazEB7NPWYCYjbVyxLdEi/gGQaiq38mHd5Jz5svAT8mqYxupDuhdbJyMCkZbOFBDG7XbwmuDAIgAxY3Db3wLr1BcyHHtwCqyrsnrBDZuObtrsL/gqN0YPjTLhm4pexHZgcdnSuIUIX5z08PgjIgOQ8+mHSoWSek+f96ojZVQAquo5ZgaWfh20GmHNEtQb+N4oKQHPwQHO17/2qGL2+Hl/RGVgJaut+sX22wEeHSeLQvSqoH4xauv9oy4+W/C8r/mBariXYNOZhglkHC71OLYoEAJMjD6nT3zQftxCGPkpOgYzWThzXxJNc+nZyBqVzZVlHrn9IFyxcknqo5O26+IgYyu/I/rXGbaKIk4eaNsjRlq3mJUR4Jd3H6y;\n\t25:EcI90yRSTJ0lG0QD8YgUYitoJANv69SoU3uYzIeSIS8aTvJGCwDgYaWgnRXjP98KxU5yASoUgg8KW6+QnWjkz3jMavh7tvfVF5FZ9EISgSOZOw7UJA+7HU/jFhxwreIwoTIYh9H0EVtWVRrEVBVmDvjzMP0Qk72iGK0d5/tr7Vwe3LG+yD2wtGuSDpjPMLDpgF0WYgj74cTnjXVtzxd48sxAlQIx3qw4Lqw3kduj+OvI2RkLgR0+oajIS24RgFwulZeSGF5yNZsrHaVuqmwPvSux6DT6GElFyXyQRx5I2aj6NQOwCGfdA4y/SmeLbSjNWvao9q1DLtd8eJHuQYctCT+Y3htr8zWDNbAGCrSSGPZALDoe8200fTF5Et1z74MiovDOD9x8/dFMg87SIUevARrVYgav/vtadPnmXsq/ZfCuYL0LF0hA+qvyJ4+UyS+9yDiYr59jQOM6VNkSAhrc0Q==", "1; BN6PR03MB2947;\n\t31:A/8AuGE0lGza2iM60SlVkrNiRA7UTQTp7uSIHE/fxW6hTMPQho7X1WNat92/wout/l9sPKg2y0FcO0IhxO6oRe9Yf/BlZtdtD5EcB0UDqWnuRnOp7gE+btGU3NN89Nz7RE4FEUV0ZFhw5iS36yR1nFfeoBma9RpsBkL6PutT2F3PWRkX0wUbFM6ijes0KA50vVGluGGEXJvMCIJJPf29F2rIxOffEpGuoKj56F+Pfl/tDwg71vcLyhnkEwbDsUrTz0tp3/kJ17Bg/a29FiddAg==", "1; BN6PR03MB2947;\n\t4:WLrXdFiXtTPUPGDsCAIxwxqBK5vwYwSrmqjAXDPg/y9bEdTbzBXKcga9JTLc3gN357XDHDuHEZKhOBrsF2r0rrsLO9Osvi1XCORj3B8RHWz2St2uXYiERgd3NEcqcvs5Zm8A7yXhl8uM1Opr+nzeO4j3mCTX7dx+U/8GFZGvaG97Y+I4ZWcsNiMMfRD4yNfBzE1m/pbDCWowh6Ob4JHt2VKHkDU3YkjAM19Y3kFGRIB6UxoAxLbVRlpBzV6MdIUYuto+6PFVmRrHXl1OHUQ+FHqC6Sa0pk2SRy3SNWtGbDN/uuLIUVfrsdMFXb+J3+P2P/aagPLz3L+g/Aew4XsDaWDYR+RExIYhGQ0uv+mthu0ktCR8UNVt/eRo/CnNx0tMoSlJm5XIEP8H3SVNNjJulugLhqSqN/1D881jHz6sBSswZJQ1cjuEqLanozc8tJt72VAnwsoYu3RhFBP2QhjjbS/pI6ETcw/T446BWqsc4yeTZOteOKmaGEWWRfznjCxOoQ50qKVP3u3RNZ6tLN2rAyIOgPoXfuwiVAYjL+1g+dMFDzkh9E/urA11GO0mFXBgZYEVKDrq5eqy2RMB9f+0KSKYOF3dblaJq8PXtxpG73X9kw9k4DZRGxYBnzPj5iqfy3h2Y+lxQRgnqc7Tc0eJIIJuuzrzuUxIRaUBpfvuSsMTeGI1md4x9xnDy9amtS9rskJWsfGzHPNFc0ETMlE8Dz77O5Y3NvEXXV3YcxSbAbJaL2+ifGtB5PZbv7xLPUlzwT29lbBH30W8TcUTS8B3zA==", "=?us-ascii?Q?1; BN6PR03MB2947;\n\t23:cXd1WYW2RVPBN1kIvf6MsgLXNgiNR3eiC76Av2jKU?=\n\tioApKDHeKR9ngefIg1B0wj39+wNUj+7HLa+cffSoFId5OdFXMigTa9Ou5dzo/ZOvkMX0rjxvfYmozSnzxkx4Sc0kf1h3HF97p/W5/euRzY6roBXLotbK4HjtuRNJGxyEwrnOl1oel9k8icbznb20Gsf5u/8a1nZObXA0sqCt7ZWDGwGlZeyLl8UGwtkQjcRa+WP4MgXjdnWTK1m4tHrsNklcB9LqzTTD13dAAKa01f2qmEq52Im2ztFrhYRt0wXBivpud5wsKLl63J3Or2thb5cuFwS6f/Xh83hfCU9fQDr3dP0pJgquDe1qXP5bYShjkFyh7ImtjrjgAONCGGY9LjjGgbL4Bv3Jww+MBWNFxCjw64kr2rp5gJDXj+Tts3xs3dkOyiWz3vmGyx9mA428JSDd54jbsY9pm/IUBex88htAbmlswfkortLx0NeVqjMdCy7/a/PMdRguWmFU0VCOP4Q0vWj9dzW8/j+l+VDUwNxp/YgB17LPCwNIEVXVlho1HINRa41pwa1FUaGFHFSLE16JfIYJsFsDylfJ80AKLRWg2/187OlMNvyy4jREuVaLl8BhCuix9aqyw3ttEs2s+Ag/I2Opr4CsLVjQ9GZYBQOfmpvwy4b86LPvO7NQT0QTK3W+EqzANBkTus1WtHrEBIpfxi4cNerXjtxlhAHC2duVggNwB8AbDv3KXRKVe7UYIcSKESo79UzUM0pr4PR3WlzmlW+zyovC73hoV8k8IW1YIRI6n4H+R7LIaKXvUJu7twPh1NygjUHuSvyd91dOdPtSkiJeW21VlZvZt8XfTVpizy8eRW4Y1TpE/CAneBX9YfR/oZB3pen0DvG+sLHfprXp0zVqjFUS1CxrUQX12gd64P9uWpnBRe9Joua/aGcNNnQsC4JUoAqPmRJ48EgrM2GyjhlTxB7LEbSIqD0ir1rdE8mUm9SUGqHPVU7HcBHwLx/a6P9lTlyUHmCP/NIvs+9ZlNi2+907YkeYH+XUhCYw8vqe6iWv3ofr5knJqXLYqkcMxLAue9fscNKxLioukBoQrhOuWiTammFRyfPUkzPyT5kPAGcYOjhFHS3fluPKMcF3q1/wQleu+nrA2rLZKTq644hKcx+NTwc6LKyupui9N3Jmqg96T+HnnOQrNeYoDNpikIKrzms7nsoBrE4wCdXtNtBD7kOlJ5GFHE01b7SyoJ/YoK/Pit2n1tKZEP1XhWGX7Lx6tE45hzozDIrXNXh", "1; BN6PR03MB2947;\n\t6:bpRWjrJxkErprs2ftJLF9StHoovRX7RbQAnI6xebGRCfLTiG4ERU6Tw99+8U2uQ9snKD3kU4akCqKgU9PTooyPo6TdC9iRto5uxq/JYTeweTXmP5zCKRnJJ180SIF5gjxtslqhOsxffukrUKSrrdrtIkt185DhkFBEOhNNrwahrfMCxpyEpEljGRZlZazE7KS+Hx7oOrgE157dc+WwbEoSWkGfRW5iRkGViwB4dn+2b52f6Med25M5GWgcP+65L0QpXX0wv5DvrXUbigABo3E5o0kKgHuwMCga36CIINxRSXP2zOxNCSajR/WdZlCHRvrkjznyYX+Ocv0Bi883DGZ7d2RBJ1g5K7/lwkKjZN84y+xn1QhoJEZgur2dTRTPL006X5z/21Ma6krYBMB76+NRiQnVkURvcAkpiZbYkPURk=;\n\t5:7pTVIkdd5+Ax9J3qA7VtVbYIwP6HZFkUYqQFJoEDZGcc8Zs7h71Xsi/7ZV6+L9SIAad82QQ0qVHH0cIfJc9rsAgRYn+//R0SF7Nh9tVXOuJeQ7fUK4uyhtUnu2Iw2liWXAnLB2MbDndDzMIuB3F0QLqxoiQRFis8LrL1sJHrrD/r9cKc4f0mji/Z8BKW2A95;\n\t24:G7mG7nNAolZAla6EZCc4xDcyCU9jinGzWrDpv8kFW88rPE4a3BLdeUUDxICSjBLdCeoQCfkAZuadhv12IMaYOZAB95MFJixSJ/VUMMbQcUM=", "1; BN6PR03MB2947;\n\t7:BTKoNlmrpT+6Js14wPKIBlfkHf/4Q2cYFDvzJXT1fjMldSr9H+BjoJAIrbdYzJvl4DnFFiEMAfLxtofIzPkdnPFw3u6yqg2tcbni5mIv8rajHjsFPaUnn2XtnatRVqt6G9U1YFGrGejOd7y098i7kWAIy1ym7BoFHmSqStC13xl6yxO3rOmCJsbwaotLSBpo/zqgRSqFDCKvHLffgRCr2Ct5t7ZDQsJSxLbJVCpzslrFKRCe9FakysODFj+WMkDTlq76BiNfpT//7+DglfwzHutw48XRjwaz6Dxe1Qvusnd4nftXg/W1GyL7/3J4/wdYrNcY8zali6clm03nlTXzPw==" ], "MIME-Version": "1.0", "Content-Type": "text/plain", "X-MS-Office365-Filtering-Correlation-Id": "295331bd-ed3a-4002-a0c7-08d46204e6e1", "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0; RULEID:(22001);\n\tSRVR:BN6PR03MB2947; ", "X-Microsoft-Antispam-PRVS": "<BN6PR03MB2947653CAB8446A8C1564D15892B0@BN6PR03MB2947.namprd03.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197)(275809806118684); ", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(6095060)(601004)(2401047)(8121501046)(5005006)(13017025)(13015025)(13024025)(13018025)(13023025)(10201501046)(3002001)(6055026)(6096035)(20161123561025)(20161123559025)(20161123556025)(20161123565025)(20161123563025);\n\tSRVR:BN6PR03MB2947; BCL:0; PCL:0; RULEID:(400006); SRVR:BN6PR03MB2947;", "X-Forefront-PRVS": "0235CBE7D0", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "03 Mar 2017 07:14:15.6992\n\t(UTC)", "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.168.50]; \n\tHelo=[tx30smr01.am.freescale.net]", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN6PR03MB2947", "Subject": "[dpdk-dev] [PATCHv8 22/46] net/dpaa2: adding eth ops to dpaa2", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://dpdk.org/ml/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Signed-off-by: Hemant Agrawal <hemant.agrawal@nxp.com>\n---\n doc/guides/nics/features/dpaa2.ini | 1 +\n drivers/net/dpaa2/Makefile | 1 +\n drivers/net/dpaa2/dpaa2_ethdev.c | 410 ++++++++++++++++++++++++++++++++++++-\n drivers/net/dpaa2/dpaa2_ethdev.h | 15 ++\n 4 files changed, 426 insertions(+), 1 deletion(-)", "diff": "diff --git a/doc/guides/nics/features/dpaa2.ini b/doc/guides/nics/features/dpaa2.ini\nindex b176208..0b59725 100644\n--- a/doc/guides/nics/features/dpaa2.ini\n+++ b/doc/guides/nics/features/dpaa2.ini\n@@ -4,6 +4,7 @@\n ; Refer to default.ini for the full list of available PMD features.\n ;\n [Features]\n+Queue start/stop = Y\n Linux VFIO = Y\n ARMv8 = Y\n Usage doc = Y\ndiff --git a/drivers/net/dpaa2/Makefile b/drivers/net/dpaa2/Makefile\nindex db94b45..4f78565 100644\n--- a/drivers/net/dpaa2/Makefile\n+++ b/drivers/net/dpaa2/Makefile\n@@ -50,6 +50,7 @@ CFLAGS += -I$(RTE_SDK)/drivers/net/dpaa2/mc\n CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc\n CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc/qbman/include\n CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc/mc\n+CFLAGS += -I$(RTE_SDK)/drivers/bus/fslmc/portal\n CFLAGS += -I$(RTE_SDK)/lib/librte_eal/linuxapp/eal\n \n # versioning export map\ndiff --git a/drivers/net/dpaa2/dpaa2_ethdev.c b/drivers/net/dpaa2/dpaa2_ethdev.c\nindex ead6a2c..934755a 100644\n--- a/drivers/net/dpaa2/dpaa2_ethdev.c\n+++ b/drivers/net/dpaa2/dpaa2_ethdev.c\n@@ -47,32 +47,440 @@\n \n #include <fslmc_logs.h>\n #include <fslmc_vfio.h>\n+#include <dpaa2_hw_pvt.h>\n+\n #include \"dpaa2_ethdev.h\"\n \n static struct rte_dpaa2_driver rte_dpaa2_pmd;\n \n+static void\n+dpaa2_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)\n+{\n+\tstruct dpaa2_dev_priv *priv = dev->data->dev_private;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\tdev_info->if_index = priv->hw_id;\n+\n+\tdev_info->max_rx_queues = (uint16_t)priv->nb_rx_queues;\n+\tdev_info->max_tx_queues = (uint16_t)priv->nb_tx_queues;\n+\n+\tdev_info->speed_capa = ETH_LINK_SPEED_1G |\n+\t\t\tETH_LINK_SPEED_2_5G |\n+\t\t\tETH_LINK_SPEED_10G;\n+}\n+\n+static int\n+dpaa2_alloc_rx_tx_queues(struct rte_eth_dev *dev)\n+{\n+\tstruct dpaa2_dev_priv *priv = dev->data->dev_private;\n+\tuint16_t dist_idx;\n+\tuint32_t vq_id;\n+\tstruct dpaa2_queue *mc_q, *mcq;\n+\tuint32_t tot_queues;\n+\tint i;\n+\tstruct dpaa2_queue *dpaa2_q;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\ttot_queues = priv->nb_rx_queues + priv->nb_tx_queues;\n+\tmc_q = rte_malloc(NULL, sizeof(struct dpaa2_queue) * tot_queues,\n+\t\t\t RTE_CACHE_LINE_SIZE);\n+\tif (!mc_q) {\n+\t\tPMD_INIT_LOG(ERR, \"malloc failed for rx/tx queues\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tfor (i = 0; i < priv->nb_rx_queues; i++) {\n+\t\tmc_q->dev = dev;\n+\t\tpriv->rx_vq[i] = mc_q++;\n+\t\tdpaa2_q = (struct dpaa2_queue *)priv->rx_vq[i];\n+\t\tdpaa2_q->q_storage = rte_malloc(\"dq_storage\",\n+\t\t\t\t\tsizeof(struct queue_storage_info_t),\n+\t\t\t\t\tRTE_CACHE_LINE_SIZE);\n+\t\tif (!dpaa2_q->q_storage)\n+\t\t\tgoto fail;\n+\n+\t\tmemset(dpaa2_q->q_storage, 0,\n+\t\t sizeof(struct queue_storage_info_t));\n+\t\tdpaa2_q->q_storage->dq_storage[0] = rte_malloc(NULL,\n+\t\t\tDPAA2_DQRR_RING_SIZE * sizeof(struct qbman_result),\n+\t\t\tRTE_CACHE_LINE_SIZE);\n+\t}\n+\n+\tfor (i = 0; i < priv->nb_tx_queues; i++) {\n+\t\tmc_q->dev = dev;\n+\t\tmc_q->flow_id = DPNI_NEW_FLOW_ID;\n+\t\tpriv->tx_vq[i] = mc_q++;\n+\t}\n+\n+\tvq_id = 0;\n+\tfor (dist_idx = 0; dist_idx < priv->nb_rx_queues; dist_idx++) {\n+\t\tmcq = (struct dpaa2_queue *)priv->rx_vq[vq_id];\n+\t\tmcq->tc_index = DPAA2_DEF_TC;\n+\t\tmcq->flow_id = dist_idx;\n+\t\tvq_id++;\n+\t}\n+\n+\treturn 0;\n+fail:\n+\ti -= 1;\n+\tmc_q = priv->rx_vq[0];\n+\twhile (i >= 0) {\n+\t\tdpaa2_q = (struct dpaa2_queue *)priv->rx_vq[i];\n+\t\trte_free(dpaa2_q->q_storage->dq_storage[0]);\n+\t\trte_free(dpaa2_q->q_storage);\n+\t\tpriv->rx_vq[i--] = NULL;\n+\t}\n+\trte_free(mc_q);\n+\treturn -1;\n+}\n+\n+static int\n+dpaa2_eth_dev_configure(struct rte_eth_dev *dev)\n+{\n+\tstruct rte_eth_dev_data *data = dev->data;\n+\tstruct rte_eth_conf *eth_conf = &data->dev_conf;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\t/* Check for correct configuration */\n+\tif (eth_conf->rxmode.mq_mode != ETH_MQ_RX_RSS &&\n+\t data->nb_rx_queues > 1) {\n+\t\tPMD_INIT_LOG(ERR, \"Distribution is not enabled, \"\n+\t\t\t \"but Rx queues more than 1\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+/* Function to setup RX flow information. It contains traffic class ID,\n+ * flow ID, destination configuration etc.\n+ */\n+static int\n+dpaa2_dev_rx_queue_setup(struct rte_eth_dev *dev,\n+\t\t\t uint16_t rx_queue_id,\n+\t\t\t uint16_t nb_rx_desc __rte_unused,\n+\t\t\t unsigned int socket_id __rte_unused,\n+\t\t\t const struct rte_eth_rxconf *rx_conf __rte_unused,\n+\t\t\t struct rte_mempool *mb_pool)\n+{\n+\tstruct dpaa2_dev_priv *priv = dev->data->dev_private;\n+\tstruct fsl_mc_io *dpni = (struct fsl_mc_io *)priv->hw;\n+\tstruct dpaa2_queue *dpaa2_q;\n+\tstruct dpni_queue cfg;\n+\tuint8_t options = 0;\n+\tuint8_t flow_id;\n+\tint ret;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\tPMD_INIT_LOG(DEBUG, \"dev =%p, queue =%d, pool = %p, conf =%p\",\n+\t\t dev, rx_queue_id, mb_pool, rx_conf);\n+\n+\tdpaa2_q = (struct dpaa2_queue *)priv->rx_vq[rx_queue_id];\n+\tdpaa2_q->mb_pool = mb_pool; /**< mbuf pool to populate RX ring. */\n+\n+\t/*Get the tc id and flow id from given VQ id*/\n+\tflow_id = rx_queue_id;\n+\tmemset(&cfg, 0, sizeof(struct dpni_queue));\n+\n+\toptions = options | DPNI_QUEUE_OPT_USER_CTX;\n+\tcfg.user_context = (uint64_t)(dpaa2_q);\n+\n+\tret = dpni_set_queue(dpni, CMD_PRI_LOW, priv->token, DPNI_QUEUE_RX,\n+\t\t\t dpaa2_q->tc_index, flow_id, options, &cfg);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Error in setting the rx flow: = %d\\n\", ret);\n+\t\treturn -1;\n+\t}\n+\n+\tdev->data->rx_queues[rx_queue_id] = dpaa2_q;\n+\treturn 0;\n+}\n+\n+static int\n+dpaa2_dev_tx_queue_setup(struct rte_eth_dev *dev,\n+\t\t\t uint16_t tx_queue_id,\n+\t\t\t uint16_t nb_tx_desc __rte_unused,\n+\t\t\t unsigned int socket_id __rte_unused,\n+\t\t\t const struct rte_eth_txconf *tx_conf __rte_unused)\n+{\n+\tstruct dpaa2_dev_priv *priv = dev->data->dev_private;\n+\tstruct dpaa2_queue *dpaa2_q = (struct dpaa2_queue *)\n+\t\tpriv->tx_vq[tx_queue_id];\n+\tstruct fsl_mc_io *dpni = priv->hw;\n+\tstruct dpni_queue tx_conf_cfg;\n+\tstruct dpni_queue tx_flow_cfg;\n+\tuint8_t options = 0, flow_id;\n+\tuint32_t tc_id;\n+\tint ret;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\t/* Return if queue already configured */\n+\tif (dpaa2_q->flow_id != DPNI_NEW_FLOW_ID)\n+\t\treturn 0;\n+\n+\tmemset(&tx_conf_cfg, 0, sizeof(struct dpni_queue));\n+\tmemset(&tx_flow_cfg, 0, sizeof(struct dpni_queue));\n+\n+\ttc_id = 0;\n+\tflow_id = tx_queue_id;\n+\n+\tret = dpni_set_queue(dpni, CMD_PRI_LOW, priv->token, DPNI_QUEUE_TX,\n+\t\t\t tc_id, flow_id, options, &tx_flow_cfg);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Error in setting the tx flow: \"\n+\t\t\t \"tc_id=%d, flow =%d ErrorCode = %x\\n\",\n+\t\t\t tc_id, flow_id, -ret);\n+\t\t\treturn -1;\n+\t}\n+\n+\tdpaa2_q->flow_id = flow_id;\n+\n+\tif (tx_queue_id == 0) {\n+\t\t/*Set tx-conf and error configuration*/\n+\t\tret = dpni_set_tx_confirmation_mode(dpni, CMD_PRI_LOW,\n+\t\t\t\t\t\t priv->token,\n+\t\t\t\t\t\t DPNI_CONF_DISABLE);\n+\t\tif (ret) {\n+\t\t\tPMD_INIT_LOG(ERR, \"Error in set tx conf mode settings\"\n+\t\t\t\t \" ErrorCode = %x\", ret);\n+\t\t\treturn -1;\n+\t\t}\n+\t}\n+\tdpaa2_q->tc_index = tc_id;\n+\n+\tdev->data->tx_queues[tx_queue_id] = dpaa2_q;\n+\treturn 0;\n+}\n+\n+static void\n+dpaa2_dev_rx_queue_release(void *q __rte_unused)\n+{\n+\tPMD_INIT_FUNC_TRACE();\n+}\n+\n+static void\n+dpaa2_dev_tx_queue_release(void *q __rte_unused)\n+{\n+\tPMD_INIT_FUNC_TRACE();\n+}\n+\n+static int\n+dpaa2_dev_start(struct rte_eth_dev *dev)\n+{\n+\tstruct rte_eth_dev_data *data = dev->data;\n+\tstruct dpaa2_dev_priv *priv = data->dev_private;\n+\tstruct fsl_mc_io *dpni = (struct fsl_mc_io *)priv->hw;\n+\tstruct dpni_queue cfg;\n+\tuint16_t qdid;\n+\tstruct dpni_queue_id qid;\n+\tstruct dpaa2_queue *dpaa2_q;\n+\tint ret, i;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\tret = dpni_enable(dpni, CMD_PRI_LOW, priv->token);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure %d in enabling dpni %d device\\n\",\n+\t\t\t ret, priv->hw_id);\n+\t\treturn ret;\n+\t}\n+\n+\tret = dpni_get_qdid(dpni, CMD_PRI_LOW, priv->token,\n+\t\t\t DPNI_QUEUE_TX, &qdid);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Error to get qdid:ErrorCode = %d\\n\", ret);\n+\t\treturn ret;\n+\t}\n+\tpriv->qdid = qdid;\n+\n+\tfor (i = 0; i < data->nb_rx_queues; i++) {\n+\t\tdpaa2_q = (struct dpaa2_queue *)data->rx_queues[i];\n+\t\tret = dpni_get_queue(dpni, CMD_PRI_LOW, priv->token,\n+\t\t\t\t DPNI_QUEUE_RX, dpaa2_q->tc_index,\n+\t\t\t\t dpaa2_q->flow_id, &cfg, &qid);\n+\t\tif (ret) {\n+\t\t\tPMD_INIT_LOG(ERR, \"Error to get flow \"\n+\t\t\t\t \"information Error code = %d\\n\", ret);\n+\t\t\treturn ret;\n+\t\t}\n+\t\tdpaa2_q->fqid = qid.fqid;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+/**\n+ * This routine disables all traffic on the adapter by issuing a\n+ * global reset on the MAC.\n+ */\n+static void\n+dpaa2_dev_stop(struct rte_eth_dev *dev)\n+{\n+\tstruct dpaa2_dev_priv *priv = dev->data->dev_private;\n+\tstruct fsl_mc_io *dpni = (struct fsl_mc_io *)priv->hw;\n+\tint ret;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\tret = dpni_disable(dpni, CMD_PRI_LOW, priv->token);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure (ret %d) in disabling dpni %d dev\\n\",\n+\t\t\t ret, priv->hw_id);\n+\t\treturn;\n+\t}\n+}\n+\n+static void\n+dpaa2_dev_close(struct rte_eth_dev *dev)\n+{\n+\tstruct dpaa2_dev_priv *priv = dev->data->dev_private;\n+\tstruct fsl_mc_io *dpni = (struct fsl_mc_io *)priv->hw;\n+\tint ret;\n+\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\t/* Clean the device first */\n+\tret = dpni_reset(dpni, CMD_PRI_LOW, priv->token);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure cleaning dpni device with\"\n+\t\t\t \" error code %d\\n\", ret);\n+\t\treturn;\n+\t}\n+}\n+\n+static struct eth_dev_ops dpaa2_ethdev_ops = {\n+\t.dev_configure\t = dpaa2_eth_dev_configure,\n+\t.dev_start\t = dpaa2_dev_start,\n+\t.dev_stop\t = dpaa2_dev_stop,\n+\t.dev_close\t = dpaa2_dev_close,\n+\t.dev_infos_get\t = dpaa2_dev_info_get,\n+\t.rx_queue_setup = dpaa2_dev_rx_queue_setup,\n+\t.rx_queue_release = dpaa2_dev_rx_queue_release,\n+\t.tx_queue_setup = dpaa2_dev_tx_queue_setup,\n+\t.tx_queue_release = dpaa2_dev_tx_queue_release,\n+};\n+\n static int\n dpaa2_dev_init(struct rte_eth_dev *eth_dev)\n {\n+\tstruct rte_device *dev = eth_dev->device;\n+\tstruct rte_dpaa2_device *dpaa2_dev;\n+\tstruct fsl_mc_io *dpni_dev;\n+\tstruct dpni_attr attr;\n+\tstruct dpaa2_dev_priv *priv = eth_dev->data->dev_private;\n+\tint ret, hw_id;\n+\n \tPMD_INIT_FUNC_TRACE();\n \n \t/* For secondary processes, the primary has done all the work */\n \tif (rte_eal_process_type() != RTE_PROC_PRIMARY)\n \t\treturn 0;\n \n+\tdpaa2_dev = container_of(dev, struct rte_dpaa2_device, device);\n+\n+\thw_id = dpaa2_dev->object_id;\n+\n+\tdpni_dev = (struct fsl_mc_io *)malloc(sizeof(struct fsl_mc_io));\n+\tif (!dpni_dev) {\n+\t\tPMD_INIT_LOG(ERR, \"malloc failed for dpni device\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tdpni_dev->regs = rte_mcp_ptr_list[0];\n+\tret = dpni_open(dpni_dev, CMD_PRI_LOW, hw_id, &priv->token);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure in opening dpni@%d device with\"\n+\t\t\t\" error code %d\\n\", hw_id, ret);\n+\t\treturn -1;\n+\t}\n+\n+\t/* Clean the device first */\n+\tret = dpni_reset(dpni_dev, CMD_PRI_LOW, priv->token);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure cleaning dpni@%d device with\"\n+\t\t\t\" error code %d\\n\", hw_id, ret);\n+\t\treturn -1;\n+\t}\n+\n+\tret = dpni_get_attributes(dpni_dev, CMD_PRI_LOW, priv->token, &attr);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure in getting dpni@%d attribute, \"\n+\t\t\t\" error code %d\\n\", hw_id, ret);\n+\t\treturn -1;\n+\t}\n+\n+\tpriv->num_tc = attr.num_tcs;\n+\tpriv->nb_rx_queues = attr.num_queues;\n+\tpriv->nb_tx_queues = attr.num_queues;\n+\n+\tpriv->hw = dpni_dev;\n+\tpriv->hw_id = hw_id;\n+\tpriv->flags = 0;\n+\n+\t/* Allocate memory for hardware structure for queues */\n+\tret = dpaa2_alloc_rx_tx_queues(eth_dev);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"dpaa2_alloc_rx_tx_queuesFailed\\n\");\n+\t\treturn -ret;\n+\t}\n+\n+\teth_dev->dev_ops = &dpaa2_ethdev_ops;\n \teth_dev->data->drv_name = rte_dpaa2_pmd.driver.name;\n \n \treturn 0;\n }\n \n static int\n-dpaa2_dev_uninit(struct rte_eth_dev *eth_dev __rte_unused)\n+dpaa2_dev_uninit(struct rte_eth_dev *eth_dev)\n {\n+\tstruct dpaa2_dev_priv *priv = eth_dev->data->dev_private;\n+\tstruct fsl_mc_io *dpni = (struct fsl_mc_io *)priv->hw;\n+\tint i, ret;\n+\tstruct dpaa2_queue *dpaa2_q;\n+\n \tPMD_INIT_FUNC_TRACE();\n \n \tif (rte_eal_process_type() != RTE_PROC_PRIMARY)\n \t\treturn -EPERM;\n \n+\tif (!dpni) {\n+\t\tPMD_INIT_LOG(WARNING, \"Already closed or not started\");\n+\t\treturn -1;\n+\t}\n+\n+\tdpaa2_dev_close(eth_dev);\n+\n+\tif (priv->rx_vq[0]) {\n+\t\t/* cleaning up queue storage */\n+\t\tfor (i = 0; i < priv->nb_rx_queues; i++) {\n+\t\t\tdpaa2_q = (struct dpaa2_queue *)priv->rx_vq[i];\n+\t\t\tif (dpaa2_q->q_storage)\n+\t\t\t\trte_free(dpaa2_q->q_storage);\n+\t\t}\n+\t\t/*free the all queue memory */\n+\t\trte_free(priv->rx_vq[0]);\n+\t\tpriv->rx_vq[0] = NULL;\n+\t}\n+\n+\n+\t/*Close the device at underlying layer*/\n+\tret = dpni_close(dpni, CMD_PRI_LOW, priv->token);\n+\tif (ret) {\n+\t\tPMD_INIT_LOG(ERR, \"Failure closing dpni device with\"\n+\t\t\t\" error code %d\\n\", ret);\n+\t}\n+\n+\t/*Free the allocated memory for ethernet private data and dpni*/\n+\tpriv->hw = NULL;\n+\tfree(dpni);\n+\n+\teth_dev->dev_ops = NULL;\n+\n \treturn 0;\n }\n \ndiff --git a/drivers/net/dpaa2/dpaa2_ethdev.h b/drivers/net/dpaa2/dpaa2_ethdev.h\nindex 5778780..5f599a7 100644\n--- a/drivers/net/dpaa2/dpaa2_ethdev.h\n+++ b/drivers/net/dpaa2/dpaa2_ethdev.h\n@@ -34,11 +34,26 @@\n #ifndef _DPAA2_ETHDEV_H\n #define _DPAA2_ETHDEV_H\n \n+#include <mc/fsl_dpni.h>\n+#include <mc/fsl_mc_sys.h>\n+\n+#define MAX_RX_QUEUES\t\t16\n+#define MAX_TX_QUEUES\t\t16\n+\n+/*default tc to be used for ,congestion, distribution etc configuration. */\n+#define DPAA2_DEF_TC\t\t0\n+\n struct dpaa2_dev_priv {\n \tvoid *hw;\n \tint32_t hw_id;\n+\tint32_t qdid;\n \tuint16_t token;\n+\tuint8_t nb_tx_queues;\n+\tuint8_t nb_rx_queues;\n+\tvoid *rx_vq[MAX_RX_QUEUES];\n+\tvoid *tx_vq[MAX_TX_QUEUES];\n \n+\tuint8_t num_tc;\n \tuint8_t flags; /*dpaa2 config flags */\n };\n #endif /* _DPAA2_ETHDEV_H */\n", "prefixes": [ "dpdk-dev", "PATCHv8", "22/46" ] }