Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/139755/?format=api
{ "id": 139755, "url": "https://patches.dpdk.org/api/patches/139755/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20240430202144.49899-7-andrew.boyer@amd.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20240430202144.49899-7-andrew.boyer@amd.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20240430202144.49899-7-andrew.boyer@amd.com", "date": "2024-04-30T20:21:41", "name": "[v2,6/9] crypto/ionic: add session support", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "814c3b83852b052b2883d1c85ce54b931d9cb702", "submitter": { "id": 2861, "url": "https://patches.dpdk.org/api/people/2861/?format=api", "name": "Andrew Boyer", "email": "Andrew.Boyer@amd.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20240430202144.49899-7-andrew.boyer@amd.com/mbox/", "series": [ { "id": 31850, "url": "https://patches.dpdk.org/api/series/31850/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=31850", "date": "2024-04-30T20:21:35", "name": "crypto/ionic: introduce AMD Pensando ionic crypto driver", "version": 2, "mbox": "https://patches.dpdk.org/series/31850/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/139755/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/139755/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 5951143F56;\n\tTue, 30 Apr 2024 22:23:09 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 649704069D;\n\tTue, 30 Apr 2024 22:22:24 +0200 (CEST)", "from NAM10-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam10on2088.outbound.protection.outlook.com [40.107.93.88])\n by mails.dpdk.org (Postfix) with ESMTP id B9F3D4067E\n for <dev@dpdk.org>; Tue, 30 Apr 2024 22:22:21 +0200 (CEST)", "from SN7PR04CA0003.namprd04.prod.outlook.com (2603:10b6:806:f2::8)\n by CH3PR12MB7665.namprd12.prod.outlook.com (2603:10b6:610:14a::12) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7519.34; Tue, 30 Apr\n 2024 20:22:11 +0000", "from SN1PEPF00026369.namprd02.prod.outlook.com\n (2603:10b6:806:f2:cafe::aa) by SN7PR04CA0003.outlook.office365.com\n (2603:10b6:806:f2::8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.24 via Frontend\n Transport; Tue, 30 Apr 2024 20:22:10 +0000", "from SATLEXMB04.amd.com (165.204.84.17) by\n SN1PEPF00026369.mail.protection.outlook.com (10.167.241.134) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id\n 15.20.7544.18 via Frontend Transport; Tue, 30 Apr 2024 20:22:10 +0000", "from driver-dev1.pensando.io (10.180.168.240) by SATLEXMB04.amd.com\n (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Tue, 30 Apr\n 2024 15:22:09 -0500" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=JGPKF/3Z6E1KayqkYyZUa/VbVycOEKLwxNs111JKseFtH40RGxsynz+ItDoP8EzaoIJTyMjYrR4RKmk0OylExllwH5/6e34XJiLS/tICrLK1F6flL5g2olbcX+aAO9P1SER64z7EzrkPxPad4Gokg81DB0ZgMdMmpaMCkO5vjODFV5eNyqz2l1u09ifeEfIZZgkg96HMc7BS6jlVIxSJoLeZmpV3+CisyaqVbYAvQlW4+Yl0lCyDN2BEj96MFOzALwD6yPBu9x8Z0tL7H2bzDmlRkY9Dl+Z2iCvPEzWusvh333d0Kq8AUgGhU+A8oYKyeRjmlvb8pHHlMSPmb2R2dA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=t5cpLtLHMeHbY079X6IgFZ4ZWtb60Xrsn0OXMagwA8U=;\n b=CF5wA9rWMRxjJjLaw1Hb/L1Kzd1H/Xgcwu5atq5o4Il8pU15wP/athNjel9ads2hRkJqZ6wATuoj8yoorkZEphgSCKKb0Yt3ESl6pjVTpwQVF7qhUp8Ha2Dm/Hke750r8hzbdJ0jdr9yGbAuMiYsRiYmaKxJ1YOBqlhonH2r+Ce7e90Ls8Ya5Fxx0iauHdBZ0yHlODWXuGL+AU6GI/aZCW1YI5EFWWYA79eRcSsAarfuLA0OGJt0g4Cur2Qor1of+HUFxlL6MScgxleNzHwHaPKOUcAva5QRg6V8CmZLlaCauPCc1wWzVjwzYqVvHxfN9kW7JSKs6HVhaeezcHD+dg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 165.204.84.17) smtp.rcpttodomain=dpdk.org smtp.mailfrom=amd.com; dmarc=pass\n (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=t5cpLtLHMeHbY079X6IgFZ4ZWtb60Xrsn0OXMagwA8U=;\n b=j3SmgVxKcoy09X6G4xa/EFa3XOl2DGURNc+04jNj3MC6AtsDXgC/9Gt5+eDkIJFN81YjcsoO1KU/0ghun5KW6nahbVyGxX19tlnxiub5xhUD7EOuCQ15i1aH3Dju5gUMoCE09yHDvKOA00jutWDfw17un436/kIB+HhaTdroaKw=", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 165.204.84.17)\n smtp.mailfrom=amd.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=amd.com;", "Received-SPF": "Pass (protection.outlook.com: domain of amd.com designates\n 165.204.84.17 as permitted sender) receiver=protection.outlook.com;\n client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C", "From": "Andrew Boyer <andrew.boyer@amd.com>", "To": "<dev@dpdk.org>", "CC": "Andrew Boyer <andrew.boyer@amd.com>", "Subject": "[PATCH v2 6/9] crypto/ionic: add session support", "Date": "Tue, 30 Apr 2024 13:21:41 -0700", "Message-ID": "<20240430202144.49899-7-andrew.boyer@amd.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20240430202144.49899-1-andrew.boyer@amd.com>", "References": "<20240419195310.21432-1-andrew.boyer@amd.com>\n <20240430202144.49899-1-andrew.boyer@amd.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.180.168.240]", "X-ClientProxiedBy": "SATLEXMB04.amd.com (10.181.40.145) To SATLEXMB04.amd.com\n (10.181.40.145)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "SN1PEPF00026369:EE_|CH3PR12MB7665:EE_", "X-MS-Office365-Filtering-Correlation-Id": "3dbbcb2a-59ea-4329-5f9a-08dc695336f2", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;\n ARA:13230031|1800799015|82310400014|376005|36860700004;", "X-Microsoft-Antispam-Message-Info": "\n xgOKcTqyGQTjhXWsm/rsUH53P665a5feviy3jvMZSzpSnGjCfNZujJFL/2x43/L8RNudxsbiBOqI7KgubfOwMMIu6m29X2H20D3EN7V7mVjFiuM9iiO7J4sFzIRKZxsrqASh27K98++zQxAUwVMgJ/D2TrmXoriYMId/NHMrqkhRFeW7yVEpXbn+lyP7wksiE2Ktlt5nPV6x4TBx9O3nj/Z8YyzckCbYKndym27JgWTgUFN45DzU9+jHv+e8JdSALFQHJ+K7CyDygdJWcSj4bLJ6ol/VpDpDLQM83Vpfxpnlxq0o5YVgNt2ldn2G0s/hu4oTQjIZtqvJwYERXWFKBdWWZPhUVJmINOxQjbHecUpoPPt87jaPdXLRgQMFeGSlfKQaGFnWff1c6qxx4HL5u/UKQI0297XinMp+XPHlcwyfJdAuUW/T5d8ioz3uFUWxiFlLV8wXCz9EclTuqCCIwPA6ZM+l0LzrSRdGcgthOY8byhrjSj3xqvG5qXdDbiW1qpVg/x0OtzmZ8j1CboKEfTsN0cZGuAHB4Qy3ZLGm8TgzLmWw8+COVN5xi1RuO6q8BQIl8QKhfOJ/4BxFwg9WYZQZ0fPDvnqs1Wji/KGq9VAic8JCa19MshP6SaCixvyBxfUvmGOynxgv5DvDORm/QzLHjevi2RT8XsbNfz2HJUThXSQ8UtXlSH7XWxjrximMuRJMm/+a47p5/59T3EaL5bz/LX4Q4n1wkfZv1Si5cqjilhtGYti6zI5hnEpiQ2WcKDRi2IocM2cvYwoA7Ymxq08aLcZ6Ly5QYaUTKmZ/Qox5rcQaNB8cTlRg5jKca6A1vDUmRccIw90HbvexIhAqLShSyI5IMazERkY0rAkYYTl7H+bK2bO0axu8StHKYD0i0zV4whkpHnILpg02kii1gg46xiQCbDUjGzablUR7T8vGr0AslVjKO0oNHLYJpYIucPxEM+Vi7YsNWhLUp+TS1UIc/tlJ+ydTzoIydWeMddg+WyT/Mn2MMIzJGx7hmBq/wHwnwP/nFzKtETrXQjdUJwQv3JocTGWt/hOZ80Go0tmWqHX+qR0raIMWJ94gyN6gXyMCSfCpWy4m0EYY9aKtOOrY/Bswh9d5ukPvT25J8A0WsYC3WCBvb+7POk+r0SV0uBlI572JtGV58M+lDe01rts4iDw64Fgsarp8RAatJEfeZnAJLDV2pS9VAMxtme/+XG+hJicJ2b9FH0rutA3QnThniDG+SYUMT6FQyh0MR1A1XLYMCfzmhnGQj3bpFCSp9/AMn3gYGzwu9XeEer0AXUO9Ty5RxY01zxoLNa7XvJd6HhAXg/MwJvj4RqlzmI32Fw4/gCyEagvqQdUNNGbJN7+bn1wKBEiKm4hQ2yBCOiFFAJNSEErpbZOcLoU93sV6", "X-Forefront-Antispam-Report": "CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;\n SFS:(13230031)(1800799015)(82310400014)(376005)(36860700004); DIR:OUT;\n SFP:1101;", "X-OriginatorOrg": "amd.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "30 Apr 2024 20:22:10.4198 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 3dbbcb2a-59ea-4329-5f9a-08dc695336f2", "X-MS-Exchange-CrossTenant-Id": "3dd8961f-e488-4e60-8e11-a82d994e183d", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];\n Helo=[SATLEXMB04.amd.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n SN1PEPF00026369.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH3PR12MB7665", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "This defines the session object and related commands.\n\nSigned-off-by: Andrew Boyer <andrew.boyer@amd.com>\n---\n drivers/crypto/ionic/ionic_crypto.h | 33 ++++++\n drivers/crypto/ionic/ionic_crypto_main.c | 143 +++++++++++++++++++++++\n drivers/crypto/ionic/ionic_crypto_ops.c | 123 +++++++++++++++++++\n 3 files changed, 299 insertions(+)", "diff": "diff --git a/drivers/crypto/ionic/ionic_crypto.h b/drivers/crypto/ionic/ionic_crypto.h\nindex f487768c10..f50c4b4291 100644\n--- a/drivers/crypto/ionic/ionic_crypto.h\n+++ b/drivers/crypto/ionic/ionic_crypto.h\n@@ -14,6 +14,7 @@\n #include <rte_cryptodev.h>\n #include <cryptodev_pmd.h>\n #include <rte_log.h>\n+#include <rte_bitmap.h>\n \n #include \"ionic_common.h\"\n #include \"ionic_crypto_if.h\"\n@@ -154,6 +155,32 @@ struct iocpt_admin_q {\n \tuint16_t flags;\n };\n \n+#define IOCPT_S_F_INITED\tBIT(0)\n+\n+struct iocpt_session_priv {\n+\tstruct iocpt_dev *dev;\n+\n+\tuint32_t index;\n+\n+\tuint16_t iv_offset;\n+\tuint16_t iv_length;\n+\tuint16_t digest_length;\n+\tuint16_t aad_length;\n+\n+\tuint8_t flags;\n+\tuint8_t op;\n+\tuint8_t type;\n+\n+\tuint16_t key_len;\n+\tuint8_t key[IOCPT_SESS_KEY_LEN_MAX_SYMM];\n+};\n+\n+static inline uint32_t\n+iocpt_session_size(void)\n+{\n+\treturn sizeof(struct iocpt_session_priv);\n+}\n+\n #define IOCPT_DEV_F_INITED\t\tBIT(0)\n #define IOCPT_DEV_F_UP\t\t\tBIT(1)\n #define IOCPT_DEV_F_FW_RESET\t\tBIT(2)\n@@ -186,6 +213,8 @@ struct iocpt_dev {\n \n \tstruct iocpt_admin_q *adminq;\n \n+\tstruct rte_bitmap *sess_bm;\t/* SET bit indicates index is free */\n+\n \tuint64_t features;\n \tuint32_t hw_features;\n \n@@ -239,6 +268,10 @@ void iocpt_dev_reset(struct iocpt_dev *dev);\n \n int iocpt_adminq_post_wait(struct iocpt_dev *dev, struct iocpt_admin_ctx *ctx);\n \n+int iocpt_session_init(struct iocpt_session_priv *priv);\n+int iocpt_session_update(struct iocpt_session_priv *priv);\n+void iocpt_session_deinit(struct iocpt_session_priv *priv);\n+\n struct ionic_doorbell __iomem *iocpt_db_map(struct iocpt_dev *dev,\n \tstruct iocpt_queue *q);\n \ndiff --git a/drivers/crypto/ionic/ionic_crypto_main.c b/drivers/crypto/ionic/ionic_crypto_main.c\nindex 3ff2d51950..cc893ad8e9 100644\n--- a/drivers/crypto/ionic/ionic_crypto_main.c\n+++ b/drivers/crypto/ionic/ionic_crypto_main.c\n@@ -112,6 +112,116 @@ iocpt_q_free(struct iocpt_queue *q)\n \t}\n }\n \n+static int\n+iocpt_session_write(struct iocpt_session_priv *priv,\n+\t\tenum iocpt_sess_control_oper oper)\n+{\n+\tstruct iocpt_dev *dev = priv->dev;\n+\tstruct iocpt_admin_ctx ctx = {\n+\t\t.pending_work = true,\n+\t\t.cmd.sess_control = {\n+\t\t\t.opcode = IOCPT_CMD_SESS_CONTROL,\n+\t\t\t.type = priv->type,\n+\t\t\t.oper = oper,\n+\t\t\t.index = rte_cpu_to_le_32(priv->index),\n+\t\t\t.key_len = rte_cpu_to_le_16(priv->key_len),\n+\t\t\t.key_seg_len = (uint8_t)RTE_MIN(priv->key_len,\n+\t\t\t\t\t\tIOCPT_SESS_KEY_SEG_LEN),\n+\t\t},\n+\t};\n+\tstruct iocpt_sess_control_cmd *cmd = &ctx.cmd.sess_control;\n+\tuint16_t key_offset;\n+\tuint8_t key_segs, seg;\n+\tint err;\n+\n+\tkey_segs = ((priv->key_len - 1) >> IOCPT_SESS_KEY_SEG_SHFT) + 1;\n+\n+\tfor (seg = 0; seg < key_segs; seg++) {\n+\t\tctx.pending_work = true;\n+\n+\t\tkey_offset = seg * cmd->key_seg_len;\n+\t\tmemcpy(cmd->key, &priv->key[key_offset],\n+\t\t\tIOCPT_SESS_KEY_SEG_LEN);\n+\t\tcmd->key_seg_idx = seg;\n+\n+\t\t/* Mark final segment */\n+\t\tif (seg + 1 == key_segs)\n+\t\t\tcmd->flags |= rte_cpu_to_le_16(IOCPT_SCTL_F_END);\n+\n+\t\terr = iocpt_adminq_post_wait(dev, &ctx);\n+\t\tif (err != 0)\n+\t\t\treturn err;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+int\n+iocpt_session_init(struct iocpt_session_priv *priv)\n+{\n+\tstruct iocpt_dev *dev = priv->dev;\n+\tuint64_t bm_slab = 0;\n+\tuint32_t bm_pos = 0;\n+\tint err = 0;\n+\n+\trte_spinlock_lock(&dev->adminq_lock);\n+\n+\tif (rte_bitmap_scan(dev->sess_bm, &bm_pos, &bm_slab) > 0) {\n+\t\tpriv->index = bm_pos + rte_ctz64(bm_slab);\n+\t\trte_bitmap_clear(dev->sess_bm, priv->index);\n+\t} else\n+\t\terr = -ENOSPC;\n+\n+\trte_spinlock_unlock(&dev->adminq_lock);\n+\n+\tif (err != 0) {\n+\t\tIOCPT_PRINT(ERR, \"session index space exhausted\");\n+\t\treturn err;\n+\t}\n+\n+\terr = iocpt_session_write(priv, IOCPT_SESS_INIT);\n+\tif (err != 0) {\n+\t\trte_spinlock_lock(&dev->adminq_lock);\n+\t\trte_bitmap_set(dev->sess_bm, priv->index);\n+\t\trte_spinlock_unlock(&dev->adminq_lock);\n+\t\treturn err;\n+\t}\n+\n+\tpriv->flags |= IOCPT_S_F_INITED;\n+\n+\treturn 0;\n+}\n+\n+int\n+iocpt_session_update(struct iocpt_session_priv *priv)\n+{\n+\treturn iocpt_session_write(priv, IOCPT_SESS_UPDATE_KEY);\n+}\n+\n+void\n+iocpt_session_deinit(struct iocpt_session_priv *priv)\n+{\n+\tstruct iocpt_dev *dev = priv->dev;\n+\tstruct iocpt_admin_ctx ctx = {\n+\t\t.pending_work = true,\n+\t\t.cmd.sess_control = {\n+\t\t\t.opcode = IOCPT_CMD_SESS_CONTROL,\n+\t\t\t.type = priv->type,\n+\t\t\t.oper = IOCPT_SESS_DISABLE,\n+\t\t\t.index = rte_cpu_to_le_32(priv->index),\n+\t\t\t.key_len = rte_cpu_to_le_16(priv->key_len),\n+\t\t},\n+\t};\n+\n+\t(void)iocpt_adminq_post_wait(dev, &ctx);\n+\n+\trte_spinlock_lock(&dev->adminq_lock);\n+\trte_bitmap_set(dev->sess_bm, priv->index);\n+\trte_spinlock_unlock(&dev->adminq_lock);\n+\n+\tpriv->flags &= ~IOCPT_S_F_INITED;\n+}\n+\n static const struct rte_memzone *\n iocpt_dma_zone_reserve(const char *type_name, uint16_t qid, size_t size,\n \t\t\tunsigned int align, int socket_id)\n@@ -305,6 +415,8 @@ iocpt_adminq_free(struct iocpt_admin_q *aq)\n static int\n iocpt_alloc_objs(struct iocpt_dev *dev)\n {\n+\tuint32_t bmsize, i;\n+\tuint8_t *bm;\n \tint err;\n \n \tIOCPT_PRINT(DEBUG, \"Crypto: %s\", dev->name);\n@@ -331,8 +443,33 @@ iocpt_alloc_objs(struct iocpt_dev *dev)\n \tdev->info = dev->info_z->addr;\n \tdev->info_pa = dev->info_z->iova;\n \n+\tbmsize = rte_bitmap_get_memory_footprint(dev->max_sessions);\n+\tbm = rte_malloc_socket(\"iocpt\", bmsize,\n+\t\t\tRTE_CACHE_LINE_SIZE, dev->socket_id);\n+\tif (bm == NULL) {\n+\t\tIOCPT_PRINT(ERR, \"Cannot allocate %uB bitmap memory\", bmsize);\n+\t\terr = -ENOMEM;\n+\t\tgoto err_free_dmazone;\n+\t}\n+\n+\tdev->sess_bm = rte_bitmap_init(dev->max_sessions, bm, bmsize);\n+\tif (dev->sess_bm == NULL) {\n+\t\tIOCPT_PRINT(ERR, \"Cannot initialize bitmap\");\n+\t\terr = -EFAULT;\n+\t\tgoto err_free_bm;\n+\t}\n+\tfor (i = 0; i < dev->max_sessions; i++)\n+\t\trte_bitmap_set(dev->sess_bm, i);\n+\n \treturn 0;\n \n+err_free_bm:\n+\trte_free(bm);\n+err_free_dmazone:\n+\trte_memzone_free(dev->info_z);\n+\tdev->info_z = NULL;\n+\tdev->info = NULL;\n+\tdev->info_pa = 0;\n err_free_adminq:\n \tiocpt_adminq_free(dev->adminq);\n \tdev->adminq = NULL;\n@@ -383,6 +520,12 @@ iocpt_free_objs(struct iocpt_dev *dev)\n {\n \tIOCPT_PRINT_CALL();\n \n+\tif (dev->sess_bm != NULL) {\n+\t\trte_bitmap_free(dev->sess_bm);\n+\t\trte_free(dev->sess_bm);\n+\t\tdev->sess_bm = NULL;\n+\t}\n+\n \tif (dev->adminq != NULL) {\n \t\tiocpt_adminq_free(dev->adminq);\n \t\tdev->adminq = NULL;\ndiff --git a/drivers/crypto/ionic/ionic_crypto_ops.c b/drivers/crypto/ionic/ionic_crypto_ops.c\nindex 74a6ce56ea..e6b3402b63 100644\n--- a/drivers/crypto/ionic/ionic_crypto_ops.c\n+++ b/drivers/crypto/ionic/ionic_crypto_ops.c\n@@ -48,10 +48,133 @@ iocpt_op_info_get(struct rte_cryptodev *cdev, struct rte_cryptodev_info *info)\n \tinfo->min_mbuf_tailroom_req = 0;\n }\n \n+static unsigned int\n+iocpt_op_get_session_size(struct rte_cryptodev *cdev __rte_unused)\n+{\n+\treturn iocpt_session_size();\n+}\n+\n+static inline int\n+iocpt_is_algo_supported(struct rte_crypto_sym_xform *xform)\n+{\n+\tif (xform->next != NULL) {\n+\t\tIOCPT_PRINT(ERR, \"chaining not supported\");\n+\t\treturn -ENOTSUP;\n+\t}\n+\n+\tif (xform->type != RTE_CRYPTO_SYM_XFORM_AEAD) {\n+\t\tIOCPT_PRINT(ERR, \"xform->type %d not supported\", xform->type);\n+\t\treturn -ENOTSUP;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+static __rte_always_inline int\n+iocpt_fill_sess_aead(struct rte_crypto_sym_xform *xform,\n+\t\tstruct iocpt_session_priv *priv)\n+{\n+\tstruct rte_crypto_aead_xform *aead_form = &xform->aead;\n+\n+\tif (aead_form->algo != RTE_CRYPTO_AEAD_AES_GCM) {\n+\t\tIOCPT_PRINT(ERR, \"Unknown algo\");\n+\t\treturn -EINVAL;\n+\t}\n+\tif (aead_form->op == RTE_CRYPTO_AEAD_OP_ENCRYPT) {\n+\t\tpriv->op = IOCPT_DESC_OPCODE_GCM_AEAD_ENCRYPT;\n+\t} else if (aead_form->op == RTE_CRYPTO_AEAD_OP_DECRYPT) {\n+\t\tpriv->op = IOCPT_DESC_OPCODE_GCM_AEAD_DECRYPT;\n+\t} else {\n+\t\tIOCPT_PRINT(ERR, \"Unknown cipher operations\");\n+\t\treturn -1;\n+\t}\n+\n+\tif (aead_form->key.length < IOCPT_SESS_KEY_LEN_MIN ||\n+\t aead_form->key.length > IOCPT_SESS_KEY_LEN_MAX_SYMM) {\n+\t\tIOCPT_PRINT(ERR, \"Invalid cipher keylen %u\",\n+\t\t\taead_form->key.length);\n+\t\treturn -1;\n+\t}\n+\tpriv->key_len = aead_form->key.length;\n+\tmemcpy(priv->key, aead_form->key.data, priv->key_len);\n+\n+\tpriv->type = IOCPT_SESS_AEAD_AES_GCM;\n+\tpriv->iv_offset = aead_form->iv.offset;\n+\tpriv->iv_length = aead_form->iv.length;\n+\tpriv->digest_length = aead_form->digest_length;\n+\tpriv->aad_length = aead_form->aad_length;\n+\n+\treturn 0;\n+}\n+\n+static int\n+iocpt_session_cfg(struct iocpt_dev *dev,\n+\t\tstruct rte_crypto_sym_xform *xform,\n+\t\tstruct rte_cryptodev_sym_session *sess)\n+{\n+\tstruct rte_crypto_sym_xform *chain;\n+\tstruct iocpt_session_priv *priv = NULL;\n+\n+\tif (iocpt_is_algo_supported(xform) < 0)\n+\t\treturn -ENOTSUP;\n+\n+\tif (unlikely(sess == NULL)) {\n+\t\tIOCPT_PRINT(ERR, \"invalid session\");\n+\t\treturn -EINVAL;\n+\t}\n+\n+\tpriv = CRYPTODEV_GET_SYM_SESS_PRIV(sess);\n+\tpriv->dev = dev;\n+\n+\tchain = xform;\n+\twhile (chain) {\n+\t\tswitch (chain->type) {\n+\t\tcase RTE_CRYPTO_SYM_XFORM_AEAD:\n+\t\t\tif (iocpt_fill_sess_aead(chain, priv))\n+\t\t\t\treturn -EIO;\n+\t\t\tbreak;\n+\t\tdefault:\n+\t\t\tIOCPT_PRINT(ERR, \"invalid crypto xform type %d\",\n+\t\t\t\tchain->type);\n+\t\t\treturn -ENOTSUP;\n+\t\t}\n+\t\tchain = chain->next;\n+\t}\n+\n+\treturn iocpt_session_init(priv);\n+}\n+\n+static int\n+iocpt_op_session_cfg(struct rte_cryptodev *cdev,\n+\t\tstruct rte_crypto_sym_xform *xform,\n+\t\tstruct rte_cryptodev_sym_session *sess)\n+{\n+\tstruct iocpt_dev *dev = cdev->data->dev_private;\n+\n+\treturn iocpt_session_cfg(dev, xform, sess);\n+}\n+\n+static void\n+iocpt_session_clear(struct rte_cryptodev_sym_session *sess)\n+{\n+\tiocpt_session_deinit(CRYPTODEV_GET_SYM_SESS_PRIV(sess));\n+}\n+\n+static void\n+iocpt_op_session_clear(struct rte_cryptodev *cdev __rte_unused,\n+\t\tstruct rte_cryptodev_sym_session *sess)\n+{\n+\tiocpt_session_clear(sess);\n+}\n+\n static struct rte_cryptodev_ops iocpt_ops = {\n \t.dev_configure = iocpt_op_config,\n \t.dev_close = iocpt_op_close,\n \t.dev_infos_get = iocpt_op_info_get,\n+\n+\t.sym_session_get_size = iocpt_op_get_session_size,\n+\t.sym_session_configure = iocpt_op_session_cfg,\n+\t.sym_session_clear = iocpt_op_session_clear,\n };\n \n int\n", "prefixes": [ "v2", "6/9" ] }