Cover Detail

HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 61678,
    "url": "https://patches.dpdk.org/api/covers/61678/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/cover/1571750177-387063-1-git-send-email-nicolas.chautru@intel.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<1571750177-387063-1-git-send-email-nicolas.chautru@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/1571750177-387063-1-git-send-email-nicolas.chautru@intel.com",
    "date": "2019-10-22T13:16:15",
    "name": "[v2,0/2] baseband/fpga_lte_fec: bug fixes from FPGA LTE HW validation",
    "submitter": {
        "id": 1314,
        "url": "https://patches.dpdk.org/api/people/1314/?format=api",
        "name": "Chautru, Nicolas",
        "email": "nicolas.chautru@intel.com"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/cover/1571750177-387063-1-git-send-email-nicolas.chautru@intel.com/mbox/",
    "series": [
        {
            "id": 6993,
            "url": "https://patches.dpdk.org/api/series/6993/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=6993",
            "date": "2019-10-22T13:16:15",
            "name": "baseband/fpga_lte_fec: bug fixes from FPGA LTE HW validation",
            "version": 2,
            "mbox": "https://patches.dpdk.org/series/6993/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/covers/61678/comments/",
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@dpdk.org",
        "Delivered-To": "patchwork@dpdk.org",
        "Received": [
            "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id C13451BEE1;\n\tTue, 22 Oct 2019 22:22:13 +0200 (CEST)",
            "from mga05.intel.com (mga05.intel.com [192.55.52.43])\n\tby dpdk.org (Postfix) with ESMTP id 99BA71BEC9\n\tfor <dev@dpdk.org>; Tue, 22 Oct 2019 22:22:11 +0200 (CEST)",
            "from fmsmga005.fm.intel.com ([10.253.24.32])\n\tby fmsmga105.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n\t22 Oct 2019 13:22:10 -0700",
            "from skx-5gnr-sc12-4.sc.intel.com ([172.25.69.210])\n\tby fmsmga005.fm.intel.com with ESMTP; 22 Oct 2019 13:22:10 -0700"
        ],
        "X-Amp-Result": "SKIPPED(no attachment in message)",
        "X-Amp-File-Uploaded": "False",
        "X-ExtLoop1": "1",
        "X-IronPort-AV": "E=Sophos;i=\"5.68,217,1569308400\"; d=\"scan'208\";a=\"397812310\"",
        "From": "Nicolas Chautru <nicolas.chautru@intel.com>",
        "To": "akhil.goyal@nxp.com,\n\tdev@dpdk.org",
        "Cc": "ferruh.yigit@intel.com, thomas@monjalon.net,\n\tNicolas Chautru <nicolas.chautru@intel.com>",
        "Date": "Tue, 22 Oct 2019 06:16:15 -0700",
        "Message-Id": "<1571750177-387063-1-git-send-email-nicolas.chautru@intel.com>",
        "X-Mailer": "git-send-email 1.8.3.1",
        "Subject": "[dpdk-dev] [PATCH v2 0/2] baseband/fpga_lte_fec: bug fixes from\n\tFPGA LTE HW validation",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "Failures found when running validation with FPGA HW and the related FPGA PMD driver on latest code base pre 19.11. \n\nv2: Adding Fixes: and cc: stable to commit messages. (There is no Bugzilla Id for these)\n\nTwo bug fixes below :\n- The first error is a fatal failure during probing which was missed and would fundamentally prevent using the driver. This was missed as HW validation was still focus on old DPDK release. The assumptions had change on driver assignment during probing and the impact was missed so far. \n- The 2nd failure is not as critical but good to fix as it can cause spurious detection of flushing failure. \n(Resending as previous one did not seem to go through on dpdk ml).\n\n\nNic Chautru (2):\n  baseband/fpga_lte_fec: fix probing fatal failure\n  baseband/fpga_lte_fec: fix to polling of MMIO register\n\n drivers/baseband/fpga_lte_fec/fpga_lte_fec.c | 10 +++++-----\n 1 file changed, 5 insertions(+), 5 deletions(-)"
}