Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 92266,
    "url": "http://patches.dpdk.org/api/patches/92266/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20210427153811.11554-2-bingz@nvidia.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210427153811.11554-2-bingz@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210427153811.11554-2-bingz@nvidia.com",
    "date": "2021-04-27T15:37:55",
    "name": "[01/17] common/mlx5: add connection tracking object definition",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "a1e9fb48285cabbcc59c01c483a7e4f8a2f2f63f",
    "submitter": {
        "id": 1976,
        "url": "http://patches.dpdk.org/api/people/1976/?format=api",
        "name": "Bing Zhao",
        "email": "bingz@nvidia.com"
    },
    "delegate": {
        "id": 3268,
        "url": "http://patches.dpdk.org/api/users/3268/?format=api",
        "username": "rasland",
        "first_name": "Raslan",
        "last_name": "Darawsheh",
        "email": "rasland@nvidia.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20210427153811.11554-2-bingz@nvidia.com/mbox/",
    "series": [
        {
            "id": 16705,
            "url": "http://patches.dpdk.org/api/series/16705/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=16705",
            "date": "2021-04-27T15:37:54",
            "name": "conntrack support in mlx5 PMD",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/16705/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/92266/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/92266/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 65F16A0A02;\n\tTue, 27 Apr 2021 17:38:40 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 4F810410F5;\n\tTue, 27 Apr 2021 17:38:40 +0200 (CEST)",
            "from NAM11-CO1-obe.outbound.protection.outlook.com\n (mail-co1nam11on2079.outbound.protection.outlook.com [40.107.220.79])\n by mails.dpdk.org (Postfix) with ESMTP id 6952E40683\n for <dev@dpdk.org>; Tue, 27 Apr 2021 17:38:38 +0200 (CEST)",
            "from MW4PR04CA0034.namprd04.prod.outlook.com (2603:10b6:303:6a::9)\n by DM5PR1201MB0060.namprd12.prod.outlook.com (2603:10b6:4:51::15) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.23; Tue, 27 Apr\n 2021 15:38:36 +0000",
            "from CO1NAM11FT010.eop-nam11.prod.protection.outlook.com\n (2603:10b6:303:6a:cafe::e3) by MW4PR04CA0034.outlook.office365.com\n (2603:10b6:303:6a::9) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.26 via Frontend\n Transport; Tue, 27 Apr 2021 15:38:36 +0000",
            "from mail.nvidia.com (216.228.112.34) by\n CO1NAM11FT010.mail.protection.outlook.com (10.13.175.88) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4065.21 via Frontend Transport; Tue, 27 Apr 2021 15:38:36 +0000",
            "from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 27 Apr\n 2021 15:38:34 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=kz47/FlmuvjyX8qFQkpFJ1GBaB//IXyVPg6O22weRrhU5f3VoFJJNBin9VZOPonmSSIZ9QlbDFrIVn+ctZnbP6MR1cxF/BH7VwvmlY9as01mHRLHqVdsbD7hOEGaPfvlDOBNzZ3eovYKtC4cjGoc+UBsodYAq7Fe08A+h9KxUSzPWedx6lPP6xzwGFOHgtiwHHEmHgkD4XTVDh6Mx4qqXsQcs7L+kzADCq/+85CV9r3dPfsPNSc2niQs6PyuMFPs5ur3k1gnSVENpv/Hqr68Quir4WqBLpFLadLXooJnMRBl5WjQQVkHru354jJT8z7hq8wuGWJFFXDdyyge0+McdA==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=tehsqc0K4B2AQ58hURdmgcLVlx7rBLy3z0q/dKjVVPY=;\n b=DuqxYLWuas1sa4twzXGWXNweP+qQKoLnJOYRlMJHQL0BuC8/fn2Np3JcibKq8bAVcIiQsxJW8RL1RHWI6VRu9I01iDvE4KXMNRzlF/S07iAfqq0xNLIEQxEiLOiKD7suNnTa7VzNmVumsIJE6svbcMjXycjiNs+dnNKfOL5hWpZHfMoTky4584YrnI+2/lSGpt3r+FVopNRcyHh/pS2XnQVtPyq0Jo8tGaXTFxTky/BAu1M2Fqt7SFveQ/6NAudoxal9jFm8JVVb+aJ0u1uHMkb+F4NwuTIDcxfXMXBJEP68CQn2zbZCtMA7Cqbm9sLA2nd88/TL6SPXIKgldnO0iw==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=tehsqc0K4B2AQ58hURdmgcLVlx7rBLy3z0q/dKjVVPY=;\n b=OZrgDLLUABaFKDua8ong/RcILviDYAP2YEYU1WhYUkCIpj+3cgnHhznlZXvbn3ezlET97owvHSMPEJbPKvpKYiS0XiWrm/R/q5h+5SrQlO7IumF0pGkseT9njhTUyQsyDPVYARKby44mIj9tevRCsBafyvt8fLNkfazPvDkwmnEakW+EWyEehyqKcF9xIurjtHsoOogTZtzXPHfH3iA1quS+zlcq0Iva2KdE36o75GpyWVFXGvMo9bbpbgkBnTibFtsWnmsmOGacRb401hebWfH72zOZ+7oRz/woBoVjWXaVkwA/mm1SlmPQ6W+kYXItnTuqMfCxa3vBrfiu3tfuWg==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;",
        "From": "Bing Zhao <bingz@nvidia.com>",
        "To": "<viacheslavo@nvidia.com>, <matan@nvidia.com>",
        "CC": "<dev@dpdk.org>, <orika@nvidia.com>, <rasland@nvidia.com>",
        "Date": "Tue, 27 Apr 2021 18:37:55 +0300",
        "Message-ID": "<20210427153811.11554-2-bingz@nvidia.com>",
        "X-Mailer": "git-send-email 2.27.0",
        "In-Reply-To": "<20210427153811.11554-1-bingz@nvidia.com>",
        "References": "<20210427153811.11554-1-bingz@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.145.6]",
        "X-ClientProxiedBy": "HQMAIL107.nvidia.com (172.20.187.13) To\n HQMAIL107.nvidia.com (172.20.187.13)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "70867e3b-842e-4d2c-a1ea-08d9099285ab",
        "X-MS-TrafficTypeDiagnostic": "DM5PR1201MB0060:",
        "X-Microsoft-Antispam-PRVS": "\n <DM5PR1201MB0060E51F1B3094319C02DAF5D0419@DM5PR1201MB0060.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:5797;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n uUFGMXCaznOVpHoYWdUYlULfKxRRpoyQm2E/S/Eh04tR9K/s5yNwe5aWArTfNYftSidl9XA3Fv/P5FG1A4e5St8Ao40xB5tpkm9X9UDsXCgSQnyV7eV2dNarPAQ7ieooOz4N1ZZzLro5Y1pd1FVYiwOxqWJjvfuY977DnHJzG1A+pNsC6O8tDnBh+NsrqHE6xuN7GbH5rMOiio69n4878AXvj5jsR8Krsu7YB4d4YZfTrH2I7vP1HTOCboCwLFrFa7eocud3SxWtH2EMB+Ct13aw5BeKI7nOA6GLMTZ831MBL/m76vKkuOPxjeM22UbkC1r/OyXc4qEH/m0kJlohEz27AkF1YaolPyaN+5fgaYLCvrCWuSL/f5N1HKHLrDN5lhc9CqeHNwo+hr/mZ5vO/rZFpEvbC84x3KHLxPGleAZjlC/f+JZ1F7ZyuS5yP5uRY1bZr3F85bNQClIk+h0lN0ofZR8AolvmeHVpDf2+GORW7x4MnH/jjk9mmMFvInWF8BFjM/op17EFxp+cAaCuLQPsUfYVr1amdZ4je1tT1EO1jldLdT/H8KpkNwMiegMAAkj03dL1Hk/o09hmIVRmvfCfOa/JXaDp9nVPY6+xlN1o1r9H+mP0U1PCPtj7Ar8AmjYNIhtHGXVzEHEeWYRrsS4tFk6KlFPdrGnAp8v8Fb0=",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(376002)(39860400002)(136003)(396003)(346002)(46966006)(36840700001)(1076003)(82310400003)(7636003)(6286002)(83380400001)(426003)(55016002)(107886003)(356005)(478600001)(70586007)(316002)(82740400003)(110136005)(6636002)(36860700001)(70206006)(36906005)(2616005)(6666004)(36756003)(186003)(7696005)(86362001)(8936002)(8676002)(16526019)(47076005)(26005)(336012)(4326008)(5660300002)(54906003)(2906002);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "27 Apr 2021 15:38:36.1019 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 70867e3b-842e-4d2c-a1ea-08d9099285ab",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT010.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM5PR1201MB0060",
        "Subject": "[dpdk-dev] [PATCH 01/17] common/mlx5: add connection tracking\n object definition",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "The structures of ASO connection tracking offload object are added\nbased on the definitions in the PRM. One CT object context will be\nloaded into the cache completely in a reversed order of dwords. The\nvalid bit should be the MSB of the last dword. This is used for the\nconntrack context creation and update, as well as the query.\n\nThe capabilities 2 (HCA_CAP_2) layout is also added. The connection\ntracking related capabilities could be queried via the HCA_CAP_2.\n\nSigned-off-by: Bing Zhao <bingz@nvidia.com>\n---\n drivers/common/mlx5/mlx5_prm.h | 85 ++++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 85 insertions(+)",
    "diff": "diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h\nindex c6d8060..853eb58 100644\n--- a/drivers/common/mlx5/mlx5_prm.h\n+++ b/drivers/common/mlx5/mlx5_prm.h\n@@ -1119,6 +1119,7 @@ enum {\n \tMLX5_GET_HCA_CAP_OP_MOD_ROCE = 0x4 << 1,\n \tMLX5_GET_HCA_CAP_OP_MOD_NIC_FLOW_TABLE = 0x7 << 1,\n \tMLX5_GET_HCA_CAP_OP_MOD_VDPA_EMULATION = 0x13 << 1,\n+\tMLX5_GET_HCA_CAP_OP_MOD_GENERAL_DEVICE_2 = 0x20 << 1,\n };\n \n #define MLX5_GENERAL_OBJ_TYPES_CAP_VIRTQ_NET_Q \\\n@@ -1661,6 +1662,29 @@ struct mlx5_ifc_flow_table_nic_cap_bits {\n \tstruct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties;\n };\n \n+struct mlx5_ifc_cmd_hca_cap_2_bits {\n+\tu8 reserved_at_0[0x80]; /* End of DW4. */\n+\tu8 reserved_at_80[0xb];\n+\tu8 log_max_num_reserved_qpn[0x5];\n+\tu8 reserved_at_90[0x3];\n+\tu8 log_reserved_qpn_granularity[0x5];\n+\tu8 reserved_at_98[0x3];\n+\tu8 log_reserved_qpn_max_alloc[0x5]; /* End of DW5. */\n+\tu8 max_reformat_insert_size[0x8];\n+\tu8 max_reformat_insert_offset[0x8];\n+\tu8 max_reformat_remove_size[0x8];\n+\tu8 max_reformat_remove_offset[0x8]; /* End of DW6. */\n+\tu8 aso_conntrack_reg_id[0x8];\n+\tu8 reserved_at_c8[0x3];\n+\tu8 log_conn_track_granularity[0x5];\n+\tu8 reserved_at_d0[0x3];\n+\tu8 log_conn_track_max_alloc[0x5];\n+\tu8 reserved_at_d8[0x3];\n+\tu8 log_max_conn_track_offload[0x5];\n+\tu8 reserved_at_e0[0x20]; /* End of DW7. */\n+\tu8 reserved_at_100[0x700];\n+};\n+\n union mlx5_ifc_hca_cap_union_bits {\n \tstruct mlx5_ifc_cmd_hca_cap_bits cmd_hca_cap;\n \tstruct mlx5_ifc_per_protocol_networking_offload_caps_bits\n@@ -2592,6 +2616,67 @@ struct mlx5_ifc_create_flow_meter_aso_in_bits {\n \tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n \tstruct mlx5_ifc_flow_meter_aso_bits flow_meter_aso;\n };\n+\n+struct mlx5_ifc_tcp_window_params_bits {\n+\tu8 max_ack[0x20];\n+\tu8 max_win[0x20];\n+\tu8 reply_end[0x20];\n+\tu8 sent_end[0x20];\n+};\n+\n+struct mlx5_ifc_conn_track_aso_bits {\n+\tstruct mlx5_ifc_tcp_window_params_bits reply_dir; /* End of DW3. */\n+\tstruct mlx5_ifc_tcp_window_params_bits original_dir; /* End of DW7. */\n+\tu8 last_end[0x20]; /* End of DW8. */\n+\tu8 last_ack[0x20]; /* End of DW9. */\n+\tu8 last_seq[0x20]; /* End of DW10. */\n+\tu8 last_win[0x10];\n+\tu8 reserved_at_170[0xa];\n+\tu8 last_dir[0x1];\n+\tu8 last_index[0x5]; /* End of DW11. */\n+\tu8 reserved_at_180[0x40]; /* End of DW13. */\n+\tu8 reply_dircetion_tcp_scale[0x4];\n+\tu8 reply_dircetion_tcp_close_initiated[0x1];\n+\tu8 reply_dircetion_tcp_liberal_enabled[0x1];\n+\tu8 reply_dircetion_tcp_data_unacked[0x1];\n+\tu8 reply_dircetion_tcp_max_ack[0x1];\n+\tu8 reserved_at_1c8[0x8];\n+\tu8 original_dircetion_tcp_scale[0x4];\n+\tu8 original_dircetion_tcp_close_initiated[0x1];\n+\tu8 original_dircetion_tcp_liberal_enabled[0x1];\n+\tu8 original_dircetion_tcp_data_unacked[0x1];\n+\tu8 original_dircetion_tcp_max_ack[0x1];\n+\tu8 reserved_at_1d8[0x8]; /* End of DW14. */\n+\tu8 valid[0x1];\n+\tu8 state[0x3];\n+\tu8 freeze_track[0x1];\n+\tu8 reserved_at_1e5[0xb];\n+\tu8 reserved_at_1f0[0x1];\n+\tu8 connection_assured[0x1];\n+\tu8 sack_permitted[0x1];\n+\tu8 challenged_acked[0x1];\n+\tu8 heartbeat[0x1];\n+\tu8 max_ack_window[0x3];\n+\tu8 reserved_at_1f8[0x1];\n+\tu8 retransmission_counter[0x3];\n+\tu8 retranmission_limit_exceeded[0x1];\n+\tu8 retranmission_limit[0x3]; /* End of DW15. */\n+};\n+\n+struct mlx5_ifc_conn_track_offload_bits {\n+\tu8 modify_field_select[0x40];\n+\tu8 reserved_at_40[0x40];\n+\tu8 reserved_at_80[0x8];\n+\tu8 conn_track_aso_access_pd[0x18];\n+\tu8 reserved_at_a0[0x160];\n+\tstruct mlx5_ifc_conn_track_aso_bits conn_track_aso;\n+};\n+\n+struct mlx5_ifc_create_conn_track_aso_in_bits {\n+\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n+\tstruct mlx5_ifc_conn_track_offload_bits conn_track_offload;\n+};\n+\n enum mlx5_access_aso_opc_mod {\n \tASO_OPC_MOD_IPSEC = 0x0,\n \tASO_OPC_MOD_CONNECTION_TRACKING = 0x1,\n",
    "prefixes": [
        "01/17"
    ]
}