Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/74418/?format=api
{ "id": 74418, "url": "http://patches.dpdk.org/api/patches/74418/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20200719071112.8540-3-ophirmu@mellanox.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20200719071112.8540-3-ophirmu@mellanox.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20200719071112.8540-3-ophirmu@mellanox.com", "date": "2020-07-19T07:11:06", "name": "[v2,2/8] net/mlx5: replace Linux specific calls with rte API", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "6be4b4764d5f19e9c7f43d153d4c63e39f86b554", "submitter": { "id": 793, "url": "http://patches.dpdk.org/api/people/793/?format=api", "name": "Ophir Munk", "email": "ophirmu@mellanox.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20200719071112.8540-3-ophirmu@mellanox.com/mbox/", "series": [ { "id": 11144, "url": "http://patches.dpdk.org/api/series/11144/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=11144", "date": "2020-07-19T07:11:04", "name": "mlx5 PMD multi OS support - part #3", "version": 2, "mbox": "http://patches.dpdk.org/series/11144/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/74418/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/74418/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 81624A052A;\n\tSun, 19 Jul 2020 09:11:46 +0200 (CEST)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 307B31C034;\n\tSun, 19 Jul 2020 09:11:33 +0200 (CEST)", "from EUR04-DB3-obe.outbound.protection.outlook.com\n (mail-eopbgr60064.outbound.protection.outlook.com [40.107.6.64])\n by dpdk.org (Postfix) with ESMTP id 9528E1C02A\n for <dev@dpdk.org>; Sun, 19 Jul 2020 09:11:29 +0200 (CEST)", "from AM0PR05MB4209.eurprd05.prod.outlook.com (2603:10a6:208:61::22)\n by AM0PR05MB4738.eurprd05.prod.outlook.com (2603:10a6:208:b7::18)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3174.21; Sun, 19 Jul\n 2020 07:11:28 +0000", "from AM0PR05MB4209.eurprd05.prod.outlook.com\n ([fe80::3949:70c3:126:3972]) by AM0PR05MB4209.eurprd05.prod.outlook.com\n ([fe80::3949:70c3:126:3972%7]) with mapi id 15.20.3195.024; Sun, 19 Jul 2020\n 07:11:28 +0000", "from mellanox.com (37.142.13.130) by\n AM0PR04CA0024.eurprd04.prod.outlook.com (2603:10a6:208:122::37) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3195.17 via Frontend\n Transport; Sun, 19 Jul 2020 07:11:27 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=n2BDLh/YpUXSncTrPy+2l8uEgYCcdw3Rz3StXSkUcopBYYHFjHDp0fQVJA/4CIGrFs2I53ifd8nffVuqQNvPxYHYFP9DDLqNlSWYZneh/ygg49g06kocXXVS6I4gLF8X8ol+DLDDh+mCAnCjvEku9x2HWSBRUn7PGF4RF9TW31pVOWp50MzLQJIQSFVfGbHv1k7LF95wlcqpG0Lnn7MQ9k2SAWZnuJ6i1gVF4DIIZ8liMYdA3sX0rjnsef0NfrJBJufMSWozpKZZfpog23QXkm9uF+mEAWM4mXn9739OCvmyt98i65Lv4v5cqI2UgmVNObKTbRozthNSVSVTNLbg6Q==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=JpEGCfNq08mI4CAweS5w8TnsuVVBSmx83CkNuBkrsUE=;\n b=jjR9cQz7dGpVu3/8fG4+cuBr0BKO8EsnavIPMD3WKQzgFobs5pChoJ54e98no84/3WqaUj1DLUAAH44AwJkpmKihGGb7p57qvVPol7xlVSvuupq9P/cgiwxcXBmtOP5ZLXH4qQVnc1rrKchmIJER0HpuHVfe78MA+nz0A+a889lFDau0uhe6IFVK6C8EwlqTAyVXA28SPRVaIeHAS78Lb3MoNLvQzJBpg04GYXPxfdFbli41zzku650MMMT5KX2znBDsw3MLGsuJVaD49TgLRet2zWXeSzNnMaGNezISpfrQToTkQwRKngHKSN08l9YlAtRXqkLKhdCzb1UYz8y43w==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=mellanox.com; dmarc=pass action=none header.from=mellanox.com;\n dkim=pass header.d=mellanox.com; arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=JpEGCfNq08mI4CAweS5w8TnsuVVBSmx83CkNuBkrsUE=;\n b=GHgqCUDT/8Y/J1VsLk6snxZ4yqSkrSMuqvkT8xwYLrx/jgS8aRissKaI+L9jDWb4fL44S/0oRxzj0mXksQTBTxyegxfXNFMXvMBm54gTBcRv/VIKkHDrVX2CzcDxxpzC1DEV00DBr2eG1WLcQVVe8l41/gqjYqKMvW3HdEaIp2s=", "Authentication-Results": "dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=none action=none header.from=mellanox.com;", "From": "Ophir Munk <ophirmu@mellanox.com>", "To": "dev@dpdk.org", "Cc": "Raslan Darawsheh <rasland@mellanox.com>,\n Ophir Munk <ophirmu@mellanox.com>,\n Matan Azrad <matan@mellanox.com>", "Date": "Sun, 19 Jul 2020 07:11:06 +0000", "Message-Id": "<20200719071112.8540-3-ophirmu@mellanox.com>", "X-Mailer": [ "git-send-email 2.8.4", "git-send-email 2.8.4" ], "In-Reply-To": "<20200719071112.8540-1-ophirmu@mellanox.com>", "References": "<20200714142102.30606-9-ophirmu@mellanox.com>\n <20200719071112.8540-1-ophirmu@mellanox.com>", "Content-Type": "text/plain", "X-ClientProxiedBy": "AM0PR04CA0024.eurprd04.prod.outlook.com\n (2603:10a6:208:122::37) To AM0PR05MB4209.eurprd05.prod.outlook.com\n (2603:10a6:208:61::22)", "MIME-Version": "1.0", "X-MS-Exchange-MessageSentRepresentingType": "1", "X-Originating-IP": "[37.142.13.130]", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-HT": "Tenant", "X-MS-Office365-Filtering-Correlation-Id": "f2a2fba2-2b79-4db0-f987-08d82bb2f484", "X-MS-TrafficTypeDiagnostic": "AM0PR05MB4738:", "X-LD-Processed": "a652971c-7d2e-4d9b-a6a4-d149256f461b,ExtFwd", "X-MS-Exchange-Transport-Forked": "True", "X-Microsoft-Antispam-PRVS": "\n <AM0PR05MB4738628C58F1EE1ED32F230AD17A0@AM0PR05MB4738.eurprd05.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:3383;", "X-MS-Exchange-SenderADCheck": "1", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n RFZatwPMv/NyVtz+LfLrJQar29VjVGLqcGKlgx0lYKxejPe1+rYE1Nvvqh5Xus6Gm9rctE+yXSOLewymX22f+6TR9MqUHJbeSGs9F806ugaR7SZ7juoLfqakcelCkSJqjpw4hnyIZkMxWZ6vKY6xp4VYKYCB0LcJUGMqx7xE6xrxE3Q3iU998i78CdBQJcWpO947CrOg0BL/H/QIcrI/Mo8SD2apsaxkTrkJ2I5m62F+JE7M7raXHQLRGqn07eu8s2jKZOMhxAUmrWe9yFWoDTqhztNDDU7y2rNBRAAfN1j8/bR4xgnkBUMOjXsJvFSPNVMFoBj+KMcFCFrG42G0GA==", "X-Forefront-Antispam-Report": "CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:AM0PR05MB4209.eurprd05.prod.outlook.com; PTR:; CAT:NONE;\n SFTY:;\n SFS:(4636009)(396003)(376002)(39850400004)(346002)(136003)(366004)(52116002)(107886003)(5660300002)(2906002)(316002)(36756003)(8886007)(6666004)(7696005)(6916009)(55016002)(8676002)(478600001)(2616005)(4326008)(66556008)(66476007)(186003)(26005)(66946007)(54906003)(83380400001)(1076003)(30864003)(86362001)(16526019)(956004)(8936002);\n DIR:OUT; SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData": "\n BoXbhmS+HW1Q7431Ncg2VyB3XH5miz3h/wAxHsu1rQt5nXQnWDKqn7FlR2qYTfhuM+CxY3xRUs1aAtA0xe7mJJ1lg7Go72ZQt6F7AbxYBys5w1qY/ZUc48aZhHQL4FL8IYHbwsgjtFYT0vMQxLuSQuFe13ENYsB/JPh9AMEtMF0bLnOR4SqnPzHmxL6Y4hzJxnBNj6NBF2BZw/atuyPWQWwowLQduyJ8HWVgQeCBqbOH6MYxd+jPnRii15crbV9rXVolTaJ+RK0dpBlx7tjSX0i8HRtmuXXi/aknpBg5ZuLcY/bgvojr1skuBWWUG3lt+l1W2X5gYOJFvSijosYDlLE4rX4m9wJH7rd9BuW0jMniaVzsq6FoWKjwQDm14eEejOCoVfLJvS8XzValhyG3vmcwwkxGj34VbMBavdZOhXvIZ0VdmJ6U2x8U+YvRMgp0tMztyV30VCGlN+lGN+uJS/qQKpWeDigXcmyM+AhUFooKPL2wdnvwOmZltERtUwPN", "X-OriginatorOrg": "Mellanox.com", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n f2a2fba2-2b79-4db0-f987-08d82bb2f484", "X-MS-Exchange-CrossTenant-AuthSource": "AM0PR05MB4209.eurprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Internal", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "19 Jul 2020 07:11:28.1312 (UTC)", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "a652971c-7d2e-4d9b-a6a4-d149256f461b", "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED", "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n Zcz/Zo+MinVFmf8jbxvMfFgMMkFGPFe65HDlP2R9tuqQGFPgFF8UrCNndFH4plCSHbkTDb21H4NeJ2IzahmhtA==", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "AM0PR05MB4738", "Subject": "[dpdk-dev] [PATCH v2 2/8] net/mlx5: replace Linux specific calls\n\twith rte API", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "The following Linux calls are replaced by their matching rte APIs.\n\nmmap ==> rte_mem_map()\nmunmap == >rte_mem_unmap()\nsysconf(_SC_PAGESIZE) ==> rte_mem_page_size()\n\nSigned-off-by: Ophir Munk <ophirmu@mellanox.com>\nAcked-by: Matan Azrad <matan@mellanox.com>\n---\n drivers/common/mlx5/mlx5_devx_cmds.c | 9 +++++++-\n drivers/common/mlx5/mlx5_prm.h | 4 ++--\n drivers/net/mlx5/linux/mlx5_os.c | 11 ++++++---\n drivers/net/mlx5/linux/mlx5_verbs.c | 1 -\n drivers/net/mlx5/mlx5_flow_dv.c | 9 +++++++-\n drivers/net/mlx5/mlx5_rxq.c | 9 +++++++-\n drivers/net/mlx5/mlx5_txpp.c | 15 ++++++++++--\n drivers/net/mlx5/mlx5_txq.c | 45 ++++++++++++++++++++++++++++--------\n 8 files changed, 82 insertions(+), 21 deletions(-)", "diff": "diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c\nindex e5acfa3..d97e700 100644\n--- a/drivers/common/mlx5/mlx5_devx_cmds.c\n+++ b/drivers/common/mlx5/mlx5_devx_cmds.c\n@@ -5,6 +5,7 @@\n \n #include <rte_errno.h>\n #include <rte_malloc.h>\n+#include <rte_eal_paging.h>\n \n #include \"mlx5_prm.h\"\n #include \"mlx5_devx_cmds.h\"\n@@ -222,7 +223,13 @@ mlx5_devx_cmd_mkey_create(void *ctx,\n \t\treturn NULL;\n \t}\n \tmemset(in, 0, in_size_dw * 4);\n-\tpgsize = sysconf(_SC_PAGESIZE);\n+\tpgsize = rte_mem_page_size();\n+\tif (pgsize == (size_t)-1) {\n+\t\tmlx5_free(mkey);\n+\t\tDRV_LOG(ERR, \"Failed to get page size\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n \tMLX5_SET(create_mkey_in, in, opcode, MLX5_CMD_OP_CREATE_MKEY);\n \tmkc = MLX5_ADDR_OF(create_mkey_in, in, memory_key_mkey_entry);\n \tif (klm_num > 0) {\ndiff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h\nindex aba0368..83fe3af 100644\n--- a/drivers/common/mlx5/mlx5_prm.h\n+++ b/drivers/common/mlx5/mlx5_prm.h\n@@ -267,10 +267,10 @@\n #define MLX5_MAX_LOG_RQ_SEGS 5u\n \n /* The alignment needed for WQ buffer. */\n-#define MLX5_WQE_BUF_ALIGNMENT sysconf(_SC_PAGESIZE)\n+#define MLX5_WQE_BUF_ALIGNMENT rte_mem_page_size()\n \n /* The alignment needed for CQ buffer. */\n-#define MLX5_CQE_BUF_ALIGNMENT sysconf(_SC_PAGESIZE)\n+#define MLX5_CQE_BUF_ALIGNMENT rte_mem_page_size()\n \n /* Completion mode. */\n enum mlx5_completion_mode {\ndiff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c\nindex bf1c750..292062e 100644\n--- a/drivers/net/mlx5/linux/mlx5_os.c\n+++ b/drivers/net/mlx5/linux/mlx5_os.c\n@@ -10,7 +10,6 @@\n #include <stdlib.h>\n #include <errno.h>\n #include <net/if.h>\n-#include <sys/mman.h>\n #include <linux/rtnetlink.h>\n #include <linux/sockios.h>\n #include <linux/ethtool.h>\n@@ -37,6 +36,7 @@\n #include <rte_spinlock.h>\n #include <rte_string_fns.h>\n #include <rte_alarm.h>\n+#include <rte_eal_paging.h>\n \n #include <mlx5_glue.h>\n #include <mlx5_devx_cmds.h>\n@@ -134,7 +134,7 @@ mlx5_os_get_dev_attr(void *ctx, struct mlx5_dev_attr *device_attr)\n * Verbs callback to allocate a memory. This function should allocate the space\n * according to the size provided residing inside a huge page.\n * Please note that all allocation must respect the alignment from libmlx5\n- * (i.e. currently sysconf(_SC_PAGESIZE)).\n+ * (i.e. currently rte_mem_page_size()).\n *\n * @param[in] size\n * The size in bytes of the memory to allocate.\n@@ -149,8 +149,13 @@ mlx5_alloc_verbs_buf(size_t size, void *data)\n {\n \tstruct mlx5_priv *priv = data;\n \tvoid *ret;\n-\tsize_t alignment = sysconf(_SC_PAGESIZE);\n \tunsigned int socket = SOCKET_ID_ANY;\n+\tsize_t alignment = rte_mem_page_size();\n+\tif (alignment == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n \n \tif (priv->verbs_alloc_ctx.type == MLX5_VERBS_ALLOC_TYPE_TX_QUEUE) {\n \t\tconst struct mlx5_txq_ctrl *ctrl = priv->verbs_alloc_ctx.obj;\ndiff --git a/drivers/net/mlx5/linux/mlx5_verbs.c b/drivers/net/mlx5/linux/mlx5_verbs.c\nindex 6b59fa1..5ac6982 100644\n--- a/drivers/net/mlx5/linux/mlx5_verbs.c\n+++ b/drivers/net/mlx5/linux/mlx5_verbs.c\n@@ -7,7 +7,6 @@\n #include <string.h>\n #include <stdint.h>\n #include <unistd.h>\n-#include <sys/mman.h>\n #include <inttypes.h>\n \n /* Verbs header. */\ndiff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c\nindex 0b36ec3..4121f9d 100644\n--- a/drivers/net/mlx5/mlx5_flow_dv.c\n+++ b/drivers/net/mlx5/mlx5_flow_dv.c\n@@ -29,6 +29,7 @@\n #include <rte_gre.h>\n #include <rte_vxlan.h>\n #include <rte_gtp.h>\n+#include <rte_eal_paging.h>\n \n #include <mlx5_devx_cmds.h>\n #include <mlx5_prm.h>\n@@ -4177,7 +4178,13 @@ flow_dv_create_counter_stat_mem_mng(struct rte_eth_dev *dev, int raws_n)\n \t\t\tMLX5_COUNTERS_PER_POOL +\n \t\t\tsizeof(struct mlx5_counter_stats_raw)) * raws_n +\n \t\t\tsizeof(struct mlx5_counter_stats_mem_mng);\n-\tuint8_t *mem = mlx5_malloc(MLX5_MEM_ZERO, size, sysconf(_SC_PAGESIZE),\n+\tsize_t pgsize = rte_mem_page_size();\n+\tif (pgsize == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n+\tuint8_t *mem = mlx5_malloc(MLX5_MEM_ZERO, size, pgsize,\n \t\t\t\t SOCKET_ID_ANY);\n \tint i;\n \ndiff --git a/drivers/net/mlx5/mlx5_rxq.c b/drivers/net/mlx5/mlx5_rxq.c\nindex 67d996c..9e7df8e 100644\n--- a/drivers/net/mlx5/mlx5_rxq.c\n+++ b/drivers/net/mlx5/mlx5_rxq.c\n@@ -28,6 +28,7 @@\n #include <rte_interrupts.h>\n #include <rte_debug.h>\n #include <rte_io.h>\n+#include <rte_eal_paging.h>\n \n #include <mlx5_glue.h>\n #include <mlx5_devx_cmds.h>\n@@ -1233,8 +1234,14 @@ mlx5_devx_rq_new(struct rte_eth_dev *dev, uint16_t idx, uint32_t cqn)\n \t/* Calculate and allocate WQ memory space. */\n \twqe_size = 1 << log_wqe_size; /* round up power of two.*/\n \twq_size = wqe_n * wqe_size;\n+\tsize_t alignment = MLX5_WQE_BUF_ALIGNMENT;\n+\tif (alignment == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n \tbuf = mlx5_malloc(MLX5_MEM_RTE | MLX5_MEM_ZERO, wq_size,\n-\t\t\t MLX5_WQE_BUF_ALIGNMENT, rxq_ctrl->socket);\n+\t\t\t alignment, rxq_ctrl->socket);\n \tif (!buf)\n \t\treturn NULL;\n \trxq_data->wqes = buf;\ndiff --git a/drivers/net/mlx5/mlx5_txpp.c b/drivers/net/mlx5/mlx5_txpp.c\nindex f840551..14d4a66 100644\n--- a/drivers/net/mlx5/mlx5_txpp.c\n+++ b/drivers/net/mlx5/mlx5_txpp.c\n@@ -10,6 +10,7 @@\n #include <rte_alarm.h>\n #include <rte_malloc.h>\n #include <rte_cycles.h>\n+#include <rte_eal_paging.h>\n \n #include <mlx5_malloc.h>\n \n@@ -249,10 +250,15 @@ mlx5_txpp_create_rearm_queue(struct mlx5_dev_ctx_shared *sh)\n \tstruct mlx5_devx_modify_sq_attr msq_attr = { 0 };\n \tstruct mlx5_devx_cq_attr cq_attr = { 0 };\n \tstruct mlx5_txpp_wq *wq = &sh->txpp.rearm_queue;\n-\tsize_t page_size = sysconf(_SC_PAGESIZE);\n+\tsize_t page_size;\n \tuint32_t umem_size, umem_dbrec;\n \tint ret;\n \n+\tpage_size = rte_mem_page_size();\n+\tif (page_size == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\treturn -ENOMEM;\n+\t}\n \t/* Allocate memory buffer for CQEs and doorbell record. */\n \tumem_size = sizeof(struct mlx5_cqe) * MLX5_TXPP_REARM_CQ_SIZE;\n \tumem_dbrec = RTE_ALIGN(umem_size, MLX5_DBR_SIZE);\n@@ -472,10 +478,15 @@ mlx5_txpp_create_clock_queue(struct mlx5_dev_ctx_shared *sh)\n \tstruct mlx5_devx_modify_sq_attr msq_attr = { 0 };\n \tstruct mlx5_devx_cq_attr cq_attr = { 0 };\n \tstruct mlx5_txpp_wq *wq = &sh->txpp.clock_queue;\n-\tsize_t page_size = sysconf(_SC_PAGESIZE);\n+\tsize_t page_size;\n \tuint32_t umem_size, umem_dbrec;\n \tint ret;\n \n+\tpage_size = rte_mem_page_size();\n+\tif (page_size == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\treturn -ENOMEM;\n+\t}\n \tsh->txpp.tsa = mlx5_malloc(MLX5_MEM_RTE | MLX5_MEM_ZERO,\n \t\t\t\t MLX5_TXPP_REARM_SQ_SIZE *\n \t\t\t\t sizeof(struct mlx5_txpp_ts),\ndiff --git a/drivers/net/mlx5/mlx5_txq.c b/drivers/net/mlx5/mlx5_txq.c\nindex 4a73299..46034b5 100644\n--- a/drivers/net/mlx5/mlx5_txq.c\n+++ b/drivers/net/mlx5/mlx5_txq.c\n@@ -8,7 +8,6 @@\n #include <string.h>\n #include <stdint.h>\n #include <unistd.h>\n-#include <sys/mman.h>\n #include <inttypes.h>\n \n /* Verbs header. */\n@@ -26,6 +25,7 @@\n #include <rte_malloc.h>\n #include <rte_ethdev_driver.h>\n #include <rte_common.h>\n+#include <rte_eal_paging.h>\n \n #include <mlx5_glue.h>\n #include <mlx5_devx_cmds.h>\n@@ -344,10 +344,14 @@ txq_uar_init(struct mlx5_txq_ctrl *txq_ctrl)\n {\n \tstruct mlx5_priv *priv = txq_ctrl->priv;\n \tstruct mlx5_proc_priv *ppriv = MLX5_PROC_PRIV(PORT_ID(priv));\n-\tconst size_t page_size = sysconf(_SC_PAGESIZE);\n #ifndef RTE_ARCH_64\n \tunsigned int lock_idx;\n #endif\n+\tconst size_t page_size = rte_mem_page_size();\n+\tif (page_size == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t}\n \n \tif (txq_ctrl->type != MLX5_TXQ_TYPE_STANDARD)\n \t\treturn;\n@@ -386,7 +390,12 @@ txq_uar_init_secondary(struct mlx5_txq_ctrl *txq_ctrl, int fd)\n \tvoid *addr;\n \tuintptr_t uar_va;\n \tuintptr_t offset;\n-\tconst size_t page_size = sysconf(_SC_PAGESIZE);\n+\tconst size_t page_size = rte_mem_page_size();\n+\tif (page_size == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn -rte_errno;\n+\t}\n \n \tif (txq_ctrl->type != MLX5_TXQ_TYPE_STANDARD)\n \t\treturn 0;\n@@ -397,9 +406,9 @@ txq_uar_init_secondary(struct mlx5_txq_ctrl *txq_ctrl, int fd)\n \t */\n \tuar_va = (uintptr_t)txq_ctrl->bf_reg;\n \toffset = uar_va & (page_size - 1); /* Offset in page. */\n-\taddr = mmap(NULL, page_size, PROT_WRITE, MAP_SHARED, fd,\n-\t\t\ttxq_ctrl->uar_mmap_offset);\n-\tif (addr == MAP_FAILED) {\n+\taddr = rte_mem_map(NULL, page_size, RTE_PROT_WRITE, RTE_MAP_SHARED,\n+\t\t\t fd, txq_ctrl->uar_mmap_offset);\n+\tif (!addr) {\n \t\tDRV_LOG(ERR,\n \t\t\t\"port %u mmap failed for BF reg of txq %u\",\n \t\t\ttxq->port_id, txq->idx);\n@@ -422,13 +431,17 @@ static void\n txq_uar_uninit_secondary(struct mlx5_txq_ctrl *txq_ctrl)\n {\n \tstruct mlx5_proc_priv *ppriv = MLX5_PROC_PRIV(PORT_ID(txq_ctrl->priv));\n-\tconst size_t page_size = sysconf(_SC_PAGESIZE);\n \tvoid *addr;\n+\tconst size_t page_size = rte_mem_page_size();\n+\tif (page_size == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t}\n \n \tif (txq_ctrl->type != MLX5_TXQ_TYPE_STANDARD)\n \t\treturn;\n \taddr = ppriv->uar_table[txq_ctrl->txq.idx];\n-\tmunmap(RTE_PTR_ALIGN_FLOOR(addr, page_size), page_size);\n+\trte_mem_unmap(RTE_PTR_ALIGN_FLOOR(addr, page_size), page_size);\n }\n \n /**\n@@ -642,13 +655,19 @@ mlx5_txq_obj_devx_new(struct rte_eth_dev *dev, uint16_t idx)\n \tstruct mlx5_devx_modify_sq_attr msq_attr = { 0 };\n \tstruct mlx5_devx_cq_attr cq_attr = { 0 };\n \tstruct mlx5_txq_obj *txq_obj = NULL;\n-\tsize_t page_size = sysconf(_SC_PAGESIZE);\n+\tsize_t page_size;\n \tstruct mlx5_cqe *cqe;\n \tuint32_t i, nqe;\n \tint ret = 0;\n \n \tMLX5_ASSERT(txq_data);\n \tMLX5_ASSERT(!txq_ctrl->obj);\n+\tpage_size = rte_mem_page_size();\n+\tif (page_size == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n \ttxq_obj = mlx5_malloc(MLX5_MEM_RTE | MLX5_MEM_ZERO,\n \t\t\t sizeof(struct mlx5_txq_obj), 0,\n \t\t\t txq_ctrl->socket);\n@@ -674,9 +693,15 @@ mlx5_txq_obj_devx_new(struct rte_eth_dev *dev, uint16_t idx)\n \t\tgoto error;\n \t}\n \t/* Allocate memory buffer for CQEs. */\n+\tsize_t alignment = MLX5_CQE_BUF_ALIGNMENT;\n+\tif (alignment == (size_t)-1) {\n+\t\tDRV_LOG(ERR, \"Failed to get mem page size\");\n+\t\trte_errno = ENOMEM;\n+\t\tgoto error;\n+\t}\n \ttxq_obj->cq_buf = mlx5_malloc(MLX5_MEM_RTE | MLX5_MEM_ZERO,\n \t\t\t\t nqe * sizeof(struct mlx5_cqe),\n-\t\t\t\t MLX5_CQE_BUF_ALIGNMENT,\n+\t\t\t\t alignment,\n \t\t\t\t sh->numa_node);\n \tif (!txq_obj->cq_buf) {\n \t\tDRV_LOG(ERR,\n", "prefixes": [ "v2", "2/8" ] }