get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/54019/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 54019,
    "url": "http://patches.dpdk.org/api/patches/54019/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20190601185355.370-4-pbhagavatula@marvell.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20190601185355.370-4-pbhagavatula@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20190601185355.370-4-pbhagavatula@marvell.com",
    "date": "2019-06-01T18:53:13",
    "name": "[03/44] event/octeontx2: add device capabilities function",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "1753dcf61aa960b5dc85966ce759cb04c07fa592",
    "submitter": {
        "id": 1183,
        "url": "http://patches.dpdk.org/api/people/1183/?format=api",
        "name": "Pavan Nikhilesh Bhagavatula",
        "email": "pbhagavatula@marvell.com"
    },
    "delegate": {
        "id": 310,
        "url": "http://patches.dpdk.org/api/users/310/?format=api",
        "username": "jerin",
        "first_name": "Jerin",
        "last_name": "Jacob",
        "email": "jerinj@marvell.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20190601185355.370-4-pbhagavatula@marvell.com/mbox/",
    "series": [
        {
            "id": 4847,
            "url": "http://patches.dpdk.org/api/series/4847/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=4847",
            "date": "2019-06-01T18:53:10",
            "name": "OCTEON TX2 event device driver",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/4847/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/54019/comments/",
    "check": "fail",
    "checks": "http://patches.dpdk.org/api/patches/54019/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@dpdk.org",
        "Delivered-To": "patchwork@dpdk.org",
        "Received": [
            "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id DBFB21B99F;\n\tSat,  1 Jun 2019 20:56:02 +0200 (CEST)",
            "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n\t[67.231.156.173]) by dpdk.org (Postfix) with ESMTP id B66854F91\n\tfor <dev@dpdk.org>; Sat,  1 Jun 2019 20:55:40 +0200 (CEST)",
            "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n\tby mx0b-0016f401.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id\n\tx51Itbrb030054 for <dev@dpdk.org>; Sat, 1 Jun 2019 11:55:40 -0700",
            "from sc-exch02.marvell.com ([199.233.58.182])\n\tby mx0b-0016f401.pphosted.com with ESMTP id 2survk12dg-5\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n\tfor <dev@dpdk.org>; Sat, 01 Jun 2019 11:55:39 -0700",
            "from SC-EXCH03.marvell.com (10.93.176.83) by SC-EXCH02.marvell.com\n\t(10.93.176.82) with Microsoft SMTP Server (TLS) id 15.0.1367.3;\n\tSat, 1 Jun 2019 11:55:35 -0700",
            "from maili.marvell.com (10.93.176.43) by SC-EXCH03.marvell.com\n\t(10.93.176.83) with Microsoft SMTP Server id 15.0.1367.3 via Frontend\n\tTransport; Sat, 1 Jun 2019 11:55:35 -0700",
            "from BG-LT7430.marvell.com (unknown [10.28.17.28])\n\tby maili.marvell.com (Postfix) with ESMTP id C11583F70E5;\n\tSat,  1 Jun 2019 11:55:01 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n\th=from : to : cc :\n\tsubject : date : message-id : in-reply-to : references : mime-version\n\t: content-transfer-encoding : content-type; s=pfpt0818;\n\tbh=egDoLneDj9iUNK6jBinN9RopHF2nVKRvGWL3/pu2Tkc=;\n\tb=fEkicmmGSbLrTMn+2B/3dClTpIbfYHYvldKzEwMvHetGFQzQDUoizIdrRM3CVSGFAL70\n\tLgK+EBmUT22R+0rsBLcE2kCk9hZO09nMw1G+dlm5IkqNnBEA+2MtLChRK7KtLLgmmuZL\n\tGk0a1Ae+Rw6OmQgsTJirzTqXB3MvIH315Z1GEcJF6jkdBUvm8TmnXBheDw1ML/tGXAht\n\tU7sGFScmZnEQeSI5YHKiE2Zr2XzfNlZ/c2p6MLxuKKwGbfxgloQStfwAyD8Si0W7xQiM\n\tiLUG3tFbCKInfc9c6P8GewV9bGsFqLwRaooehNuS+c4PiYb1fIiW/fQLS2/lgC1WDwOx\n\tIQ== ",
        "From": "<pbhagavatula@marvell.com>",
        "To": "<jerinj@marvell.com>, Pavan Nikhilesh <pbhagavatula@marvell.com>",
        "CC": "<dev@dpdk.org>",
        "Date": "Sun, 2 Jun 2019 00:23:13 +0530",
        "Message-ID": "<20190601185355.370-4-pbhagavatula@marvell.com>",
        "X-Mailer": "git-send-email 2.17.1",
        "In-Reply-To": "<20190601185355.370-1-pbhagavatula@marvell.com>",
        "References": "<20190601185355.370-1-pbhagavatula@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:, ,\n\tdefinitions=2019-06-01_13:, , signatures=0",
        "Subject": "[dpdk-dev] [PATCH 03/44] event/octeontx2: add device capabilities\n\tfunction",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "From: Pavan Nikhilesh <pbhagavatula@marvell.com>\n\nAdd the info_get function to return details on the queues, flow,\nprioritization capabilities, etc. which this device has.\n\nSigned-off-by: Pavan Nikhilesh <pbhagavatula@marvell.com>\n---\n drivers/event/octeontx2/otx2_evdev.c | 31 ++++++++++++++++++++++++++++\n 1 file changed, 31 insertions(+)",
    "diff": "diff --git a/drivers/event/octeontx2/otx2_evdev.c b/drivers/event/octeontx2/otx2_evdev.c\nindex 15190af9e..7c46906e8 100644\n--- a/drivers/event/octeontx2/otx2_evdev.c\n+++ b/drivers/event/octeontx2/otx2_evdev.c\n@@ -12,6 +12,36 @@\n \n #include \"otx2_evdev.h\"\n \n+static void\n+otx2_sso_info_get(struct rte_eventdev *event_dev,\n+\t\t  struct rte_event_dev_info *dev_info)\n+{\n+\tstruct otx2_sso_evdev *dev = sso_pmd_priv(event_dev);\n+\n+\tdev_info->driver_name = RTE_STR(EVENTDEV_NAME_OCTEONTX2_PMD);\n+\tdev_info->min_dequeue_timeout_ns = dev->min_dequeue_timeout_ns;\n+\tdev_info->max_dequeue_timeout_ns = dev->max_dequeue_timeout_ns;\n+\tdev_info->max_event_queues = dev->max_event_queues;\n+\tdev_info->max_event_queue_flows = (1ULL << 20);\n+\tdev_info->max_event_queue_priority_levels = 8;\n+\tdev_info->max_event_priority_levels = 1;\n+\tdev_info->max_event_ports = dev->max_event_ports;\n+\tdev_info->max_event_port_dequeue_depth = 1;\n+\tdev_info->max_event_port_enqueue_depth = 1;\n+\tdev_info->max_num_events =  dev->max_num_events;\n+\tdev_info->event_dev_cap = RTE_EVENT_DEV_CAP_QUEUE_QOS |\n+\t\t\t\t\tRTE_EVENT_DEV_CAP_DISTRIBUTED_SCHED |\n+\t\t\t\t\tRTE_EVENT_DEV_CAP_QUEUE_ALL_TYPES |\n+\t\t\t\t\tRTE_EVENT_DEV_CAP_RUNTIME_PORT_LINK |\n+\t\t\t\t\tRTE_EVENT_DEV_CAP_MULTIPLE_QUEUE_PORT |\n+\t\t\t\t\tRTE_EVENT_DEV_CAP_NONSEQ_MODE;\n+}\n+\n+/* Initialize and register event driver with DPDK Application */\n+static struct rte_eventdev_ops otx2_sso_ops = {\n+\t.dev_infos_get    = otx2_sso_info_get,\n+};\n+\n static int\n otx2_sso_probe(struct rte_pci_driver *pci_drv, struct rte_pci_device *pci_dev)\n {\n@@ -51,6 +81,7 @@ otx2_sso_init(struct rte_eventdev *event_dev)\n \tstruct otx2_sso_evdev *dev;\n \tint rc;\n \n+\tevent_dev->dev_ops = &otx2_sso_ops;\n \t/* For secondary processes, the primary has done all the work */\n \tif (rte_eal_process_type() != RTE_PROC_PRIMARY)\n \t\treturn 0;\n",
    "prefixes": [
        "03/44"
    ]
}