Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/46339/?format=api
{ "id": 46339, "url": "http://patches.dpdk.org/api/patches/46339/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-19-git-send-email-anoob.joseph@caviumnetworks.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1539076076-19786-19-git-send-email-anoob.joseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1539076076-19786-19-git-send-email-anoob.joseph@caviumnetworks.com", "date": "2018-10-09T09:07:51", "name": "[v4,18/23] common/cpt: support hash", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "797d8791ef6978848172b8293d81b6d110b858a9", "submitter": { "id": 893, "url": "http://patches.dpdk.org/api/people/893/?format=api", "name": "Anoob Joseph", "email": "anoob.joseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-19-git-send-email-anoob.joseph@caviumnetworks.com/mbox/", "series": [ { "id": 1770, "url": "http://patches.dpdk.org/api/series/1770/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1770", "date": "2018-10-09T09:07:33", "name": "Adding Cavium's OCTEON TX crypto PMD", "version": 4, "mbox": "http://patches.dpdk.org/series/1770/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/46339/comments/", "check": "fail", "checks": "http://patches.dpdk.org/api/patches/46339/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id A01D01B3A3;\n\tTue, 9 Oct 2018 11:09:58 +0200 (CEST)", "from NAM03-DM3-obe.outbound.protection.outlook.com\n\t(mail-dm3nam03on0056.outbound.protection.outlook.com [104.47.41.56])\n\tby dpdk.org (Postfix) with ESMTP id F22B31B397\n\tfor <dev@dpdk.org>; Tue, 9 Oct 2018 11:09:54 +0200 (CEST)", "from ajoseph83.caveonetworks.com.com (115.113.156.2) by\n\tBN7PR07MB4897.namprd07.prod.outlook.com (2603:10b6:406:ef::26) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1207.28; Tue, 9 Oct 2018 09:09:49 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=pqLBfQiRcFtkKIGZEozDflOCGjtiHYbrM25Ct2HKgIY=;\n\tb=TSRdmcCPmb6FNcbVCStnpTJUbRUP2MhE1vzxVUYs68BmD1Rh+VBW3VEM1j2AxpuMJC8MngDtMt3n/i0/HkJrQBQNUAZxzD+zBGSaec+Z6yAOOPhuqU6KxkctT8igb4WJLA2fcjKr8oQ6Nb5P1PHn9Wymktllpn6kuAzlf+j9wZk=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <anoob.joseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Srisivasubramanian S <ssrinivasan@caviumnetworks.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tAnkur Dwivedi <ankur.dwivedi@caviumnetworks.com>,\n\tAnoob Joseph <anoob.joseph@caviumnetworks.com>,\n\tMurthy NSSR <nidadavolu.murthy@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,\n\tRagothaman Jayaraman <rjayaraman@caviumnetworks.com>,\n\tTejasree Kondoj <kondoj.tejasree@caviumnetworks.com>, dev@dpdk.org", "Date": "Tue, 9 Oct 2018 14:37:51 +0530", "Message-Id": "<1539076076-19786-19-git-send-email-anoob.joseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "References": "<1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com>\n\t<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "PN1PR0101CA0004.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:c00:e::14) To BN7PR07MB4897.namprd07.prod.outlook.com\n\t(2603:10b6:406:ef::26)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "e79de655-e847-4802-829c-08d62dc6f991", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060)(7193020);\n\tSRVR:BN7PR07MB4897; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BN7PR07MB4897;\n\t3:W5aJLLR/ApLQV5eKJZpL8t8cVFKYPRxOuaJM7Vzergl91A14QKV15QyoGQLMthdLLRqXebmAr7tLANl8I2qk5HtAchn1F0preKeuZz4q+mPKHlqixaoAL9AJCBxFVvfRjmKP0N+/iZ0Sr4PB+kfmV9KdqGRFbI5LiiyrLf999OW3kFfyPqevkQL8IqMWzr4ZCoFbFvCaQA569XKNHq5DddCPwZioePi9t9yrEyi6n62TGWCSL3tVPNPOxyQU2Aca;\n\t25:911GovWk/9cW8BjnKOtCaxyse0fluhSm6YIw+YtSan/ugMQvy8aKR6w1XtuJh5NDhpsy6nSZNV6vvukGWHNEYPPAUqsx8KZCwZFf+t+N8+8F27qkyuxsFMs7PLoTIFRZ2nLgFNEj6RcqlNOZnDLLTb6iLgidAZCbTb30aRjaFZnKnZQRmoj6RIHRFSXySSHpNMMuG719Mo5++/5QsXo5GRgQ3lNvwup/z9tzy/LAzQDzlepC9DGEosT2x1CsONzzf5rmrunVk+021hNeR9rfxx+cKyzHeUGtvkNtWWzNp+pMd+6b3dA8JQnKrBDNTaS3Wng7ZpqGphgKTpe7/pcQNw==;\n\t31:k5T3KFRQKZ5zAvS6Nxbb4GilLBAaKoyJn/q9QrpPiKiWP9ke8Gw249+a6rGHknCvgHw01d9KqFvomcDFHMzIzo0cyxq9f3ePJs5M41Yx+uAglkd5kGorjLIkVtMgdgvpaJsXUiWo85ghmOLIKHnSHZ1VY2l38yH+4AV3XeClOU1A7yXR1qjdGeH8FERRWHWLsmxd/2jodXL3VcVxwpfxJO7dGNvJy6tWzotnOrKnsBE=", "1; BN7PR07MB4897;\n\t20:Rlop7LGWWyLmNgVM8+UH67NbuILGJ6b0ZPmk5yRpD108phx1l2gCXfKZPnQo1K++AgL2MPQlLAbXSlUcZ6ArAekq7NPT+Tz51YmaKZOiLRB3/PueOUWLBlBsIQCrXlul1O0ZTltY8cOwH90zfeYIvAGqpyktkBwNQ+mLWjHC+dN12Cb02IMea3vbqD92i2SSrNKtwZ7+A4xyAAN1p09JItxy9d3/sffGoiEys3VVQ+ed5RyaBjSLdcI5KgGSQwD4+AIpu7DjG5CM3Dwk+jsCrwlmi04biyHmMs0B4VR8vPgrHF6g307Bewhgdh1PUgVmMfmSrDvoQ2HuUjAOHBblDGoIUgqXxnTuXqdtAhJV4FywtthoF1kqN1EdEtwvpyXeJi+zEtdvJXKt5jfe51bu1znKSJjEfzmXRi8PLHNbfDk7PaygysMvc27jE4yAbjt48jh2+9OdbKTqzsnbvI23iBHk6iYJxExVLQFHg3HZbXoUKoapr9hN/xcpSc8SLz4m2C1Qv2E2DSeMH/P5lr2lFnZ40wUlQoCchk5exSvkxyt2ztm/1vMVuKeyjexOK7pfSMNi8A1lNoaXm+hwNv340PsHjb3XzQUGNu3a1It6HRA=;\n\t4:8TGvv4DFtTvhvhXSbsQfIjmzCvAjzrlsWWRbtl5YlYwPgoxGvIB0kgshcw/3k0QX3sc7bv7zjyGftxoGGHSPl+KZJIUHcciE8CpJN9Wcnsi8eDnOhLO/fY9J7dThfY1JDyFqRb+NqQKFS1d+wqb72wtipKAzojcvFewGRM/5of466NE3xCSjiTTJHdRq3e4a3hTsjW5lCD9LcH06z79NofHtip5/NyBezkwF9A5mGr9vp0iAxMmkvST6WMo6ix7cN6A+yUn/zoKsmAaw8TQ9+w==", "=?us-ascii?Q?1; BN7PR07MB4897;\n\t23:4HlL69XTkL3B4KY4mI9gteDZqMVsnsDsXrS2UncE+?=\n\t1CHgxwpgTspL9/KhKf1u7PyZ3Rox8uKpCy8aceDNpnCesStkfL4L5tHrW/HzKFOUy3TOF26CCfpD8P65OB2kQm9xNpqtlWfdR1E5GFNXBUhPY1aBsZ/yttkeaXSTN4wKcr1LKHvDtbT/q1eDEBYJ4TRB4J2zZtMwLbYosV18sRvDosV16BB/iZ+laSghMNy5EPaMElLoQrBZ7mYBRlkjS2StwA06zsYprlSOCm8Y+F5qpgacMRV9InLa+FXIzlOrWZL4ZddkjELmuL6sHXHCf4aZPVDBdrXZaB1uq+37PnU5DmZeSxzqeDILRmH2E+C3RwFmP78WYTzcovi3yZJnKiMFVPLDEA6KtJQoqIIplQlLxuy9gk1xGs8Qt9CCIETX/lJqnkBgGZdpCIHYSKUYOP8IYy8+1IwL+aTWOPWZKUd3ulgFtLXujob4FRFUzqce2nw/thyqbyxRw0sY+WjS2pxFhceM0+UNIcfKoaAnU/m7stOU032en2edkmknyM4i2E0pEBTyDb63sIMz4Q9vcFPtdwjR1dA0UdaoURuX/JTe/mJu/n5FgsCkeYr3T5XcFQZoy7oVxbzq+pe3B52Ox3I5UlzaRTD6RCX3nOhnYJGHia0Dx8AORWT0C4bhVarIy5MxPR+XYOBlkGnYKixamSdSZyHE6J7NMWKeqTblLk+SCLKdVWEy6ylHGDjR2ZZuQAQdjcRsZiyujEBnf0+nGR6MjbE56IvB+gOdy4Czx1jPOsv+iyo+wQWsZAdQkq5r3baEuud5ZufX+El8ziiPrjOs/AROdvmbdFMpiEiYHp32ukDjLOqGrf3CPEL4LdqpJPyLZugaSA2JS3+fX6RL0GCyc1Or5gBf2aQbcMCsr8va3Gw12wpoPYR4tvsJSyCW4ZNOEcmaFRiQSSteLgz9eJHNzDOUYaZIaib9gBPNfNmCif4Y7eOqe7slnl5myHvN4q76YL/yZ1wu/9AfZ5ZB83bnHaGLXzdxrg2NjiNNasB/ORTaoC1zeUWsekrfZmQATEOMcWvpx+9jFN1hhMF7228j3ts+SGuW9sWXeeHDwq4mLLubnAgCi6zrGPOXTUEP7YpYRNfD/J+tfODjLHw43/M4qSNhn0eCKKoS93RXfWb3CgRUNw5yXSUnGX7lTfjMfQK8hyDXwYNxZ8d37wP0402wEJbLs2b09o8TLJe4/kMGxrhZc0z0VUsI/cu2SMoFm5rwcCr+U4ohz1jZO95eNa9ArsZucrlgSkr0oq+mhE7cw==", "1; BN7PR07MB4897;\n\t6:Yhjfbjm16jHyAkNl1CctyibCwlUU2rHHfLTbpwJJ2UjmU3CX52kfDEgcntQBx+qq7BXlBxlBHtbfR8SH9VYOshDRJ29hIwtCpd3rEKrBJRNZHs+zPQjygkm3X1pDwRRcptchck4IOz1iH3EKE5w/B7cY3b30QXS9eed2hSZ4bQHAqnhbuBvtM2FJUJvCantRyez2HS0xmtoYg8j2y9aW0ZBiA9zuIo991zUD2GEQXtYbLVebZikQ2bypRa6qiI17hlmhAyXO36nTuWhldky+k8W+JccaWTwKmOU/qIn80qpDzLIbk9DgFYLrouaLgpFJ7iisSJuYYxRiBHPa/A5OGqMC/0Cyq49kpNOq7UmD5UHQASwg3Uhz1W9ioCCXviToe099EoE4I28N2mMVjphhVAi+8bZeXmeXqNYsUHxtha3/JuyqWGnnP3fs9vitJ4cZlDaInJA1v5A5IaLmaXHCcQ==;\n\t5:VZoqh9JBlbAlapYIJsuHxA89nJV4GA5DEsdrweB3GmiNUGBCxUT7Bobz+R9svxMZZJs9vMPKx45ehbf/B9LgDiTSnh+xHFkJyWV3Ev8MbVk4cMlQmJ4dKL+71ekRqij1MKmyM348ufb97HeQg4no9NdXWSYkkGSqrMxpidPP/PU=;\n\t7:uefZAeZZI6GSuwQs8w7AfbcsnJ6sum8gsywmjZ/vnuRVTGNaueH9JRR1iq1JJBem/us4TmZMfDggg5zXS8Q5n1cEGejCj8sQ3wcE50LJ5uzRH/MWf3G5M6tbBJPmY5PmDWmUGMM72qI8IA+pZyCv/DEazNDTVgVGbS3IcaNkpvUFaqukMEsbjt7NOpfvc2se/7qq3o+x0ThGPb538HK6pRgwyVsv6GHwAhoPgNltqZPhIPR5sVuYky0wpNdEPZJl" ], "X-MS-TrafficTypeDiagnostic": "BN7PR07MB4897:", "X-Microsoft-Antispam-PRVS": "<BN7PR07MB489722E9DCF0CEDE5FBAADFEF8E70@BN7PR07MB4897.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3002001)(93006095)(10201501046)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123564045)(20161123558120)(201708071742011)(7699051);\n\tSRVR:BN7PR07MB4897; BCL:0; PCL:0; RULEID:; SRVR:BN7PR07MB4897; ", "X-Forefront-PRVS": "08200063E9", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(396003)(366004)(376002)(136003)(346002)(39860400002)(199004)(189003)(42882007)(47776003)(106356001)(6666003)(186003)(5660300001)(26005)(68736007)(16526019)(8936002)(25786009)(6116002)(2906002)(81156014)(50226002)(305945005)(81166006)(7736002)(3846002)(105586002)(478600001)(8676002)(54906003)(110136005)(48376002)(16586007)(14444005)(6486002)(6506007)(50466002)(316002)(53936002)(386003)(51416003)(52116002)(76176011)(11346002)(6512007)(44832011)(446003)(36756003)(55236004)(956004)(2616005)(4744004)(486006)(4326008)(66066001)(97736004)(72206003)(476003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BN7PR07MB4897;\n\tH:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "2EUE3UQWWlhuSkqLXdSsjcmqLtiQBN0Xtc91XQNdpi6Kn9oC0VAjYShELAkLNzzhzlvHsiQMGT7aq3kHHp3M1NjrhASw/NgQU9AbMkisgKgVFpqCgK5hLvO97Gh6nkiTjarUHSXSJWjC7dJ+xxj+n8sZ3A5I638KHLJ+abPa3QB4vhmO7AjBsZtdpBUFagCGGufyZj5OfC1zl2he4LlmQ1UcDy7vznao+my12FYRk1PqwpWj0ZF2cDPfeaSksFzw2eF8rz3aDYVK6lJuGAKH1L69RLkS6/qXmN8w9p0pkMcSCOf5lmTcytjDbJLtzLRlw8PP9oM+iGzGDn+oP6GcR3TqWp1BC/sLfk/qT5MYI8U=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "09 Oct 2018 09:09:49.9777\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "e79de655-e847-4802-829c-08d62dc6f991", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN7PR07MB4897", "Subject": "[dpdk-dev] [PATCH v4 18/23] common/cpt: support hash", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\n\nAdding microcode interface for supporting verify and authentication\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>\nSigned-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>\nSigned-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>\nSigned-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\nSigned-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\nSigned-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>\n---\n drivers/common/cpt/cpt_mcode_defines.h | 7 +\n drivers/common/cpt/cpt_request_mgr.h | 2 +\n drivers/common/cpt/cpt_ucode.h | 415 ++++++++++++++++++++++++++++++++-\n 3 files changed, 423 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/common/cpt/cpt_mcode_defines.h b/drivers/common/cpt/cpt_mcode_defines.h\nindex 263fc47..60be8b3 100644\n--- a/drivers/common/cpt/cpt_mcode_defines.h\n+++ b/drivers/common/cpt/cpt_mcode_defines.h\n@@ -18,6 +18,7 @@\n #define CPT_MAJOR_OP_HMAC\t0x35\n #define CPT_MAJOR_OP_ZUC_SNOW3G\t0x37\n #define CPT_MAJOR_OP_KASUMI\t0x38\n+#define CPT_MAJOR_OP_MISC\t0x01\n \n #define CPT_BYTE_16\t\t16\n #define CPT_BYTE_24\t\t24\n@@ -341,6 +342,12 @@ typedef struct fc_params {\n \n } fc_params_t;\n \n+/*\n+ * Parameters for digest\n+ * generate requests\n+ * Only src_iov, op, ctx_buf, mac_buf, prep_req\n+ * meta_buf, auth_data_len are used for digest gen.\n+ */\n typedef struct fc_params digest_params_t;\n \n /* Cipher Algorithms */\ndiff --git a/drivers/common/cpt/cpt_request_mgr.h b/drivers/common/cpt/cpt_request_mgr.h\nindex 58a87c3..4d21f46 100644\n--- a/drivers/common/cpt/cpt_request_mgr.h\n+++ b/drivers/common/cpt/cpt_request_mgr.h\n@@ -74,6 +74,8 @@ cpt_pmd_crypto_operation(struct cpt_instance *instance,\n \n \tif (likely(cpt_op & CPT_OP_CIPHER_MASK))\n \t\tprep_req = fill_fc_params(op, sess, &mdata, &ret);\n+\telse\n+\t\tprep_req = fill_digest_params(op, sess, &mdata, &ret);\n \n \tif (unlikely(!prep_req)) {\n \t\tCPT_LOG_DP_ERR(\"prep cryto req : op %p, cpt_op 0x%x \"\ndiff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h\nindex 05cf95c..4d892f2 100644\n--- a/drivers/common/cpt/cpt_ucode.h\n+++ b/drivers/common/cpt/cpt_ucode.h\n@@ -4,7 +4,6 @@\n \n #ifndef _CPT_UCODE_H_\n #define _CPT_UCODE_H_\n-\n #include <stdbool.h>\n \n #include \"cpt_common.h\"\n@@ -460,6 +459,214 @@ fill_sg_comp_from_iov(sg_comp_t *list,\n }\n \n static __rte_always_inline int\n+cpt_digest_gen_prep(uint32_t flags,\n+\t\t uint64_t d_lens,\n+\t\t digest_params_t *params,\n+\t\t void *op,\n+\t\t void **prep_req)\n+{\n+\tstruct cpt_request_info *req;\n+\tuint32_t size, i;\n+\tint32_t m_size;\n+\tuint16_t data_len, mac_len, key_len;\n+\tauth_type_t hash_type;\n+\tbuf_ptr_t *meta_p;\n+\tstruct cpt_ctx *ctx;\n+\tsg_comp_t *gather_comp;\n+\tsg_comp_t *scatter_comp;\n+\tuint8_t *in_buffer;\n+\tuint32_t g_size_bytes, s_size_bytes;\n+\tuint64_t dptr_dma, rptr_dma;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\tvoid *c_vaddr, *m_vaddr;\n+\tuint64_t c_dma, m_dma;\n+\topcode_info_t opcode;\n+\n+\tif (!params || !params->ctx_buf.vaddr)\n+\t\treturn ERR_BAD_INPUT_ARG;\n+\n+\tctx = params->ctx_buf.vaddr;\n+\tmeta_p = ¶ms->meta_buf;\n+\n+\tif (!meta_p->vaddr || !meta_p->dma_addr)\n+\t\treturn ERR_BAD_INPUT_ARG;\n+\n+\tif (meta_p->size < sizeof(struct cpt_request_info))\n+\t\treturn ERR_BAD_INPUT_ARG;\n+\n+\tm_vaddr = meta_p->vaddr;\n+\tm_dma = meta_p->dma_addr;\n+\tm_size = meta_p->size;\n+\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\thash_type = ctx->hash_type;\n+\tmac_len = ctx->mac_len;\n+\tkey_len = ctx->auth_key_len;\n+\tdata_len = AUTH_DLEN(d_lens);\n+\n+\t/*GP op header */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param2 = rte_cpu_to_be_16(((uint16_t)hash_type << 8));\n+\tif (ctx->hmac) {\n+\t\topcode.s.major = CPT_MAJOR_OP_HMAC | CPT_DMA_MODE;\n+\t\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(key_len);\n+\t\tvq_cmd_w0.s.dlen =\n+\t\t\trte_cpu_to_be_16((data_len + ROUNDUP8(key_len)));\n+\t} else {\n+\t\topcode.s.major = CPT_MAJOR_OP_HASH | CPT_DMA_MODE;\n+\t\tvq_cmd_w0.s.param1 = 0;\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(data_len);\n+\t}\n+\n+\topcode.s.minor = 0;\n+\n+\t/* Null auth only case enters the if */\n+\tif (unlikely(!hash_type && !ctx->enc_cipher)) {\n+\t\topcode.s.major = CPT_MAJOR_OP_MISC;\n+\t\t/* Minor op is passthrough */\n+\t\topcode.s.minor = 0x03;\n+\t\t/* Send out completion code only */\n+\t\tvq_cmd_w0.s.param2 = 0x1;\n+\t}\n+\n+\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t/* DPTR has SG list */\n+\tin_buffer = m_vaddr;\n+\tdptr_dma = m_dma;\n+\n+\t((uint16_t *)in_buffer)[0] = 0;\n+\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t/* TODO Add error check if space will be sufficient */\n+\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t/*\n+\t * Input gather list\n+\t */\n+\n+\ti = 0;\n+\n+\tif (ctx->hmac) {\n+\t\tuint64_t k_dma = params->ctx_buf.dma_addr +\n+\t\t\toffsetof(struct cpt_ctx, auth_key);\n+\t\t/* Key */\n+\t\ti = fill_sg_comp(gather_comp, i, k_dma, ROUNDUP8(key_len));\n+\t}\n+\n+\t/* input data */\n+\tsize = data_len;\n+\tif (size) {\n+\t\ti = fill_sg_comp_from_iov(gather_comp, i, params->src_iov,\n+\t\t\t\t\t 0, &size, NULL, 0);\n+\t\tif (size) {\n+\t\t\tCPT_LOG_DP_DEBUG(\"Insufficient dst IOV size, short\"\n+\t\t\t\t\t \" by %dB\", size);\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t} else {\n+\t\t/*\n+\t\t * Looks like we need to support zero data\n+\t\t * gather ptr in case of hash & hmac\n+\t\t */\n+\t\ti++;\n+\t}\n+\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t/*\n+\t * Output Gather list\n+\t */\n+\n+\ti = 0;\n+\tscatter_comp = (sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\tif (flags & VALID_MAC_BUF) {\n+\t\tif (params->mac_buf.size < mac_len)\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\n+\t\tsize = mac_len;\n+\t\ti = fill_sg_comp_from_buf_min(scatter_comp, i,\n+\t\t\t\t\t ¶ms->mac_buf, &size);\n+\t} else {\n+\t\tsize = mac_len;\n+\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t params->src_iov, data_len,\n+\t\t\t\t\t &size, NULL, 0);\n+\t\tif (size) {\n+\t\t\tCPT_LOG_DP_DEBUG(\"Insufficient dst IOV size, short by\"\n+\t\t\t\t\t \" %dB\", size);\n+\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t}\n+\n+\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t/* This is DPTR len incase of SG mode */\n+\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* cpt alternate completion address saved earlier */\n+\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\trptr_dma = c_dma - 8;\n+\n+\treq->ist.ei1 = dptr_dma;\n+\treq->ist.ei2 = rptr_dma;\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n+static __rte_always_inline int\n cpt_enc_hmac_prep(uint32_t flags,\n \t\t uint64_t d_offs,\n \t\t uint64_t d_lens,\n@@ -2319,6 +2526,9 @@ cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \t} else if (fc_type == KASUMI) {\n \t\tret = cpt_kasumi_enc_prep(flags, d_offs, d_lens,\n \t\t\t\t\t fc_params, op, &prep_req);\n+\t} else if (fc_type == HASH_HMAC) {\n+\t\tret = cpt_digest_gen_prep(flags, d_lens, fc_params, op,\n+\t\t\t\t\t &prep_req);\n \t} else {\n \t\tret = ERR_EIO;\n \t}\n@@ -3206,4 +3416,207 @@ instance_session_cfg(struct rte_crypto_sym_xform *xform, void *sess)\n \treturn -1;\n }\n \n+static __rte_always_inline void\n+find_kasumif9_direction_and_length(uint8_t *src,\n+\t\t\t\t uint32_t counter_num_bytes,\n+\t\t\t\t uint32_t *addr_length_in_bits,\n+\t\t\t\t uint8_t *addr_direction)\n+{\n+\tuint8_t found = 0;\n+\twhile (!found && counter_num_bytes > 0) {\n+\t\tcounter_num_bytes--;\n+\t\tif (src[counter_num_bytes] == 0x00)\n+\t\t\tcontinue;\n+\t\tif (src[counter_num_bytes] == 0x80) {\n+\t\t\t*addr_direction = src[counter_num_bytes - 1] & 0x1;\n+\t\t\t*addr_length_in_bits = counter_num_bytes * 8 - 1;\n+\t\t\tfound = 1;\n+\t\t} else {\n+\t\t\tint i = 0;\n+\t\t\tuint8_t last_byte = src[counter_num_bytes];\n+\t\t\tfor (i = 0; i < 8 && found == 0; i++) {\n+\t\t\t\tif (last_byte & (1 << i)) {\n+\t\t\t\t\t*addr_direction = (last_byte >> (i+1))\n+\t\t\t\t\t\t\t & 0x1;\n+\t\t\t\t\tif (i != 6)\n+\t\t\t\t\t\t*addr_length_in_bits =\n+\t\t\t\t\t\t\tcounter_num_bytes * 8\n+\t\t\t\t\t\t\t+ (8 - (i + 2));\n+\t\t\t\t\telse\n+\t\t\t\t\t\t*addr_length_in_bits =\n+\t\t\t\t\t\t\tcounter_num_bytes * 8;\n+\t\t\t\t\tfound = 1;\n+\t\t\t\t\t}\n+\t\t\t\t}\n+\t\t\t}\n+\t}\n+}\n+\n+/*\n+ * This handles all auth only except AES_GMAC\n+ */\n+static __rte_always_inline void *\n+fill_digest_params(struct rte_crypto_op *cop,\n+\t\t struct cpt_sess_misc *sess,\n+\t\t void **mdata_ptr,\n+\t\t int *op_ret)\n+{\n+\tuint32_t space = 0;\n+\tstruct rte_crypto_sym_op *sym_op = cop->sym;\n+\tvoid *mdata;\n+\tphys_addr_t mphys;\n+\tuint64_t *op;\n+\tuint32_t auth_range_off;\n+\tuint32_t flags = 0;\n+\tuint64_t d_offs = 0, d_lens;\n+\tvoid *prep_req = NULL;\n+\tstruct rte_mbuf *m_src, *m_dst;\n+\tuint16_t auth_op = sess->cpt_op & CPT_OP_AUTH_MASK;\n+\tuint8_t zsk_flag = sess->zsk_flag;\n+\tuint16_t mac_len = sess->mac_len;\n+\tfc_params_t params;\n+\tchar src[SRC_IOV_SIZE];\n+\tuint8_t iv_buf[16];\n+\tmemset(¶ms, 0, sizeof(fc_params_t));\n+\tstruct cptvf_meta_info *cpt_m_info =\n+\t\t\t\t(struct cptvf_meta_info *)(*mdata_ptr);\n+\n+\tm_src = sym_op->m_src;\n+\n+\t/* For just digest lets force mempool alloc */\n+\tmdata = alloc_op_meta(NULL, ¶ms.meta_buf, cpt_m_info->cptvf_op_mlen,\n+\t\t\t cpt_m_info->cptvf_meta_pool);\n+\tif (mdata == NULL) {\n+\t\tCPT_LOG_DP_ERR(\"Error allocating meta buffer for request\");\n+\t\t*op_ret = -ENOMEM;\n+\t\treturn NULL;\n+\t}\n+\n+\tmphys = params.meta_buf.dma_addr;\n+\n+\top = mdata;\n+\top[0] = (uintptr_t)mdata;\n+\top[1] = (uintptr_t)cop;\n+\top[2] = op[3] = 0; /* Used to indicate auth verify */\n+\tspace += 4 * sizeof(uint64_t);\n+\n+\tauth_range_off = sym_op->auth.data.offset;\n+\n+\tflags = VALID_MAC_BUF;\n+\tparams.src_iov = (void *)src;\n+\tif (unlikely(zsk_flag)) {\n+\t\t/*\n+\t\t * Since for Zuc, Kasumi, Snow3g offsets are in bits\n+\t\t * we will send pass through even for auth only case,\n+\t\t * let MC handle it\n+\t\t */\n+\t\td_offs = auth_range_off;\n+\t\tauth_range_off = 0;\n+\t\tparams.auth_iv_buf = rte_crypto_op_ctod_offset(cop,\n+\t\t\t\t\tuint8_t *, sess->auth_iv_offset);\n+\t\tif (zsk_flag == K_F9) {\n+\t\t\tuint32_t length_in_bits, num_bytes;\n+\t\t\tuint8_t *src, direction = 0;\n+\t\t\tuint32_t counter_num_bytes;\n+\n+\t\t\tmemcpy(iv_buf, rte_pktmbuf_mtod(cop->sym->m_src,\n+\t\t\t\t\t\t\tuint8_t *), 8);\n+\t\t\t/*\n+\t\t\t * This is kasumi f9, take direction from\n+\t\t\t * source buffer\n+\t\t\t */\n+\t\t\tlength_in_bits = cop->sym->auth.data.length;\n+\t\t\tnum_bytes = (length_in_bits >> 3);\n+\t\t\tcounter_num_bytes = num_bytes;\n+\t\t\tsrc = rte_pktmbuf_mtod(cop->sym->m_src, uint8_t *);\n+\t\t\tfind_kasumif9_direction_and_length(src,\n+\t\t\t\t\t\tcounter_num_bytes,\n+\t\t\t\t\t\t&length_in_bits,\n+\t\t\t\t\t\t&direction);\n+\t\t\tlength_in_bits -= 64;\n+\t\t\tcop->sym->auth.data.offset += 64;\n+\t\t\td_offs = cop->sym->auth.data.offset;\n+\t\t\tauth_range_off = d_offs / 8;\n+\t\t\tcop->sym->auth.data.length = length_in_bits;\n+\n+\t\t\t/* Store it at end of auth iv */\n+\t\t\tiv_buf[8] = direction;\n+\t\t\tparams.auth_iv_buf = iv_buf;\n+\t\t}\n+\t}\n+\n+\td_lens = sym_op->auth.data.length;\n+\n+\tparams.ctx_buf.vaddr = SESS_PRIV(sess);\n+\tparams.ctx_buf.dma_addr = sess->ctx_dma_addr;\n+\n+\tif (auth_op == CPT_OP_AUTH_GENERATE) {\n+\t\tif (sym_op->auth.digest.data) {\n+\t\t\t/*\n+\t\t\t * Digest to be generated\n+\t\t\t * in separate buffer\n+\t\t\t */\n+\t\t\tparams.mac_buf.size =\n+\t\t\t\tsess->mac_len;\n+\t\t\tparams.mac_buf.vaddr =\n+\t\t\t\tsym_op->auth.digest.data;\n+\t\t\tparams.mac_buf.dma_addr =\n+\t\t\t\tsym_op->auth.digest.phys_addr;\n+\t\t} else {\n+\t\t\tuint32_t off = sym_op->auth.data.offset +\n+\t\t\t\tsym_op->auth.data.length;\n+\t\t\tint32_t dlen, space;\n+\n+\t\t\tm_dst = sym_op->m_dst ?\n+\t\t\t\tsym_op->m_dst : sym_op->m_src;\n+\t\t\tdlen = rte_pktmbuf_pkt_len(m_dst);\n+\n+\t\t\tspace = off + mac_len - dlen;\n+\t\t\tif (space > 0)\n+\t\t\t\tif (!rte_pktmbuf_append(m_dst, space)) {\n+\t\t\t\t\tCPT_LOG_DP_ERR(\"Failed to extend \"\n+\t\t\t\t\t\t \"mbuf by %uB\", space);\n+\t\t\t\t\tgoto err;\n+\t\t\t\t}\n+\n+\t\t\tparams.mac_buf.vaddr =\n+\t\t\t\trte_pktmbuf_mtod_offset(m_dst, void *, off);\n+\t\t\tparams.mac_buf.dma_addr =\n+\t\t\t\trte_pktmbuf_mtophys_offset(m_dst, off);\n+\t\t\tparams.mac_buf.size = mac_len;\n+\t\t}\n+\t} else {\n+\t\t/* Need space for storing generated mac */\n+\t\tparams.mac_buf.vaddr = (uint8_t *)mdata + space;\n+\t\tparams.mac_buf.dma_addr = mphys + space;\n+\t\tparams.mac_buf.size = mac_len;\n+\t\tspace += RTE_ALIGN_CEIL(mac_len, 8);\n+\t\top[2] = (uintptr_t)params.mac_buf.vaddr;\n+\t\top[3] = mac_len;\n+\t}\n+\n+\tparams.meta_buf.vaddr = (uint8_t *)mdata + space;\n+\tparams.meta_buf.dma_addr = mphys + space;\n+\tparams.meta_buf.size -= space;\n+\n+\t/* Out of place processing */\n+\tparams.src_iov = (void *)src;\n+\n+\t/*Store SG I/O in the api for reuse */\n+\tif (prepare_iov_from_pkt(m_src, params.src_iov, auth_range_off)) {\n+\t\tCPT_LOG_DP_ERR(\"Prepare src iov failed\");\n+\t\t*op_ret = -1;\n+\t\tgoto err;\n+\t}\n+\n+\tprep_req = cpt_fc_enc_hmac_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t¶ms, op, op_ret);\n+\t*mdata_ptr = mdata;\n+\treturn prep_req;\n+err:\n+\tif (unlikely(!prep_req))\n+\t\tfree_op_meta(mdata, cpt_m_info->cptvf_meta_pool);\n+\treturn NULL;\n+}\n+\n #endif /*_CPT_UCODE_H_ */\n", "prefixes": [ "v4", "18/23" ] }