Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/46337/?format=api
{ "id": 46337, "url": "http://patches.dpdk.org/api/patches/46337/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-17-git-send-email-anoob.joseph@caviumnetworks.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1539076076-19786-17-git-send-email-anoob.joseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1539076076-19786-17-git-send-email-anoob.joseph@caviumnetworks.com", "date": "2018-10-09T09:07:49", "name": "[v4,16/23] common/cpt: support zuc and snow3g", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "defbc736d86835d4cbd4e7ea5725f14d087065cf", "submitter": { "id": 893, "url": "http://patches.dpdk.org/api/people/893/?format=api", "name": "Anoob Joseph", "email": "anoob.joseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1539076076-19786-17-git-send-email-anoob.joseph@caviumnetworks.com/mbox/", "series": [ { "id": 1770, "url": "http://patches.dpdk.org/api/series/1770/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1770", "date": "2018-10-09T09:07:33", "name": "Adding Cavium's OCTEON TX crypto PMD", "version": 4, "mbox": "http://patches.dpdk.org/series/1770/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/46337/comments/", "check": "fail", "checks": "http://patches.dpdk.org/api/patches/46337/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 56EAC1B207;\n\tTue, 9 Oct 2018 11:09:48 +0200 (CEST)", "from NAM03-DM3-obe.outbound.protection.outlook.com\n\t(mail-dm3nam03on0051.outbound.protection.outlook.com [104.47.41.51])\n\tby dpdk.org (Postfix) with ESMTP id 0F6DF1B142\n\tfor <dev@dpdk.org>; Tue, 9 Oct 2018 11:09:46 +0200 (CEST)", "from ajoseph83.caveonetworks.com.com (115.113.156.2) by\n\tBN7PR07MB4897.namprd07.prod.outlook.com (2603:10b6:406:ef::26) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1207.28; Tue, 9 Oct 2018 09:09:40 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=n5122eWj/Rqh9xtYkk8pqS6sQPXUtfPUAMd5yKklTAI=;\n\tb=HnC0/1cRJ9OVh0uH2kz4+vV3FZaOax9jGMULaC/On4LJIKcHi40TbBAj8m98YaGJr2so0eVUNgNjqgJk/b/OU/Uqgchmj4QHXzuc/zbxiNDWeh15iSUBTvXoJhW3n4R4C3JOxTVSOhLKayF0bOEa6oTl4uVIfUC6CTFjrhNtdoQ=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <anoob.joseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Srisivasubramanian S <ssrinivasan@caviumnetworks.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tAnkur Dwivedi <ankur.dwivedi@caviumnetworks.com>,\n\tAnoob Joseph <anoob.joseph@caviumnetworks.com>,\n\tMurthy NSSR <nidadavolu.murthy@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,\n\tRagothaman Jayaraman <rjayaraman@caviumnetworks.com>,\n\tTejasree Kondoj <kondoj.tejasree@caviumnetworks.com>, dev@dpdk.org", "Date": "Tue, 9 Oct 2018 14:37:49 +0530", "Message-Id": "<1539076076-19786-17-git-send-email-anoob.joseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "References": "<1538744363-30340-1-git-send-email-anoob.joseph@caviumnetworks.com>\n\t<1539076076-19786-1-git-send-email-anoob.joseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "PN1PR0101CA0004.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:c00:e::14) To BN7PR07MB4897.namprd07.prod.outlook.com\n\t(2603:10b6:406:ef::26)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "4a9c2ddf-d020-40c3-e964-08d62dc6f438", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060)(7193020);\n\tSRVR:BN7PR07MB4897; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BN7PR07MB4897;\n\t3:GdBuJ/q+nXycH/uv+w4pEQR2hJrejGmQOhf933Hsl7j4OmyF0sDkUZZpV+XREr7jRyq+ji1kjFzWsgKDm+cUcnMpQgdLqfc4K+t+M73SjvQMcdSxBu+i6fZvlRRrpD8JJ7jlGiLZWRg6vN/ckYpNZI5Tejmb4h7+0sDyoYNflMrDyrMzgaUyZJ2jWHgXrGIlr8+9NuftGYwPLLAQ/uuV3bsG6OXOkqVT7el1kdEhnhylyI7lkN0YYvtiL6Qc6z2y;\n\t25:jzIC3k7O3UjvEIvn3SZdaQ2N6Wri27DMGSuOF1Q4cieHaCoKQgIYSfE+bEG23kljXWo52LwRGzWjdOKRfSiA3/60xinrLZL1LObi43c+w3Zjkjj+y3F/QCiyBonuHMX39ZY8PwjQq9OwGTEIeqywmTtsRVqndu1OamyNUNOvX5r0NsE90jB3V/aYOsaERjaJNkh0K+zFtNTvF2rQsOg80DSwF5fQDx8edq84K1SkEinlRgUUtKwzyXCojjLQ6X6PJ//bWUCYXJcmIIRFL/ARjB1z21XOR3pczK9f39TMMyX6p7JFk8UqhdM6btnVX7p+u3Y7mGok1ZtWjLltSn4TdA==;\n\t31:QxFfvbyN5iX2hBHrs4+isRTsa4KOhkeB2bb0bz+RjqPFCNce7b2afsZ3Q7+T557D4qWA04M1EkK3kZYtv1mQAAk7cFMfpQS4mkF7ORm3MdW1o5Zn6ZyAD3gJDSGNJ1onBt03S766wjlGx6+1lr5xZ4duU1PugBSCNp2pBMCOk5uIl29nX1CuxQEyqyc7fTK5ei0wZGW5uqHLN9dR60NAAIPv52bgW4ALnz6BYw4Q4vY=", "1; BN7PR07MB4897;\n\t20:1snS0C646xIwrNBON9PClQDIAEDYJEZWxUz9iO8Yp5KFxSsJk2hdLfKH+5Dw2rhl9dJ3R41gAMqL7KUwiz1g/YwHsJ/g0Q+yK2+tUjWo6UoPv9L1MxoOGmTsG1X9fjSzIFWDZSYOvKW8tpREn5ij0qa+sR4Qr4DE7bfkf8Wb4q/Yv9qxDCmPSY7+SERmnsxOjYy7JApaqQXlJ/iT2SO30+yihNHwDIiBIfqofw7DFdddlWJxSdcGrvg/yPxva/HP032PuN+juAf1tkMnWiJFf3m5cSg/hjgS6yQw4bCLmgjmf34zz6hI/AhhrXSFFPYqwfu8O5mtPkxSU+ARPr9/VD1iW3kpE4QE5lNAojdFJN2OMLXz7TOEPbUqOmdqhW8zX9BDwb1nJ0ktlpGwnxnOcAuXEV9olTkN6+L/jJrAp9x0iIJy4wfmrd7dnMt7+zI5fGF9Jc5fIJ+fXeQT3as7lT7jJ+FgoZGPkiHWNeQLhVyo5Noj1vupYDsXyuYMAsvjyGeXOhwAABwuOfe5msir7QLAUCORgRjNtRPj/qa237fW3Cww2kIls5YQHER2ebaS08h71eLhiqSvCHRj0BrdNWRTVbWxThHaST7uMma7RMw=;\n\t4:03zkA7xkuLWj2so6CD0RohWnvwzL2iZvHGddafUHEoHtvIpr7h3X6oGzJVtcKpdk/NC0KZXwXcdB7ScodKYh+kwCPygJd6i2nA7STOnNYFHB+Q2h2Pc7/6jUNvr9O7nLY3YwKzil3mzbkISINOJ+/IgHDAzETUkxlaFF2Hs9IKh7IfTqZ80CNzNmFRwYM+vCXsr7zRyNsYuBtUWeyu0ZdlvTcphvfr5HdSlZL9tIH73KbxxyvO0LDYzVoiIqWYNI1pjeBalqincOObY63d6Ofw==", "=?us-ascii?Q?1; BN7PR07MB4897;\n\t23:Y5uqONh2LAhECPkL7Wpim5ZOs44PVUlUZfCI6qdQy?=\n\t0EZLzfEycCP9a0YlyvdEFucVjH6Gd4rn9imhPIQ/8I08eC/Gxd3V391J42BFliKUo2FvynUu2K0Qn4rNynXAABt/izqw/0oWw6Iv8PutkVs9UmItJBHV6NEGQfz0quu10cXuTKaAxaffXmV9MLnzjh3cEhodsFwVhsR5cIQktHW7Z9qpXy5skfBQ40iWw07RYGrEV6GNVO03qTvYg2v1T9cIoEt8LfyFmNifQO83uydknB9LSIWSMXWLIPM9LBtJAX4FUymx0YFkayItavyGj+BI7L3AjOS4f7EOxHf1q6TUU62Ju+vqkJlZaXJNNnrWp3SVMMG2C42k3dTwSMp5urAAoU13Pa0GiltR44xnylWoODRSbDRRAcKOAZCLdpLlCUBFWQJZRGcmFNXtIeBYsxjRapsV1YhwhQxEydXBIg0VciCvFH10r8wcPbEA5/UtGURoKo4+HigXJqwWAjfPteYW2aGeDOhesgxELiU91nmPRlAdF5280wB9PhGqmPOQFDb916EmId0njNZPXcTKcjsEhF+t61g4HqGyW02Xv/EjTqRSva/TAOzs7x7TEieBAPesUdczzcXlpVlBWP1pmBo1KARXc771pjy0/k7YWy7GrqgM5mqCJhkFjXzvDHE66z8sOoXvuXtXSFSxQAKq1Ql4z4o823Jmo4WlHdd7zxJsnrp3BhzJmhs3ZNbJzK3TrRyzIinUTJbeWtIYC1HMbtiEDKyPBfAKO3jRRUYmCm6Rf8OH8K4OC3gnbfyH4nT7LqyP6H8iB/AKk8T5138pXARbGDuZeV/7gUt/uTUPdvA6kbqZxkrlw8VfTZTqmzpXvN7BznIFYJ2w1KiCbWsZur1rttLg+OSVKJUoJrfGVEOmeMZ/eUC146taiR6q+ifPY5mGlLG6ctAeTw4N9qElQ5KhrdmY4K3bLVAeyR2iMqfoL6FY1KB4DhKc+5jHc9z/1Rk7HXDwWFxA5hLoqkfrhqNOPYp4ONbBRQ2e5lui+QgAM4YatpgxogoiOsO6UTGh9ADX4hbGa8MoMN7hvSPtMakeC46O//rSbAiV2bzyOMILdWh9Oi+JYkUhVb93d692BKFP56PTjpF2ibl9pCVQhsOspWkVohbB330jJpji//rbPIOgJVZ+/JbRNQm7t2rOLZRXnRIeWdV4Bl9pnh9v6VAwJ+SH+Jvmnm9Qi+hXoz/oSg/dWyKcmuS6+BgVZB6aI4DaedeofNWSdrMPbban1sqBQtgJOx16t/mrgYWfiaKyg==", "1; BN7PR07MB4897;\n\t6:NV0vCgJeuS3dK0ewGxG1m7v9MVgESyzyyodBNdQ7fWZ4fsdt92vyc9NkAK9Lm/rWXmgh8nqCZpyLA8ia2ib2cOWKev9kMLAWqeMtYZPtOcj5GlY6k8EszfC+ikgtRjtQ0iPmReeieaYgSRHfn4m4zXPo9s31njUt5PVHJKTt4qbo9PPR5yGkfknIjqJJjhHy+jVoqHUwWREEAsOsQF8YeS6L3J/0PQmuAy4eqBsdpbLQGsiVOaKnNPl7xc7wVmZ5hj1QNVPMfasRCQYYnBeHVUma//VO4S5JOa2Vr4u9FyTdHXc3T0zrHWznGJ32XJTzSol6vtgpEqazslD7WztgO85K7VzmPKH6XJsq2jtTpsdJ8+y7e3cY/8xdJ+SbW+8fItyJ97FZeiu8RgGToW1Xmr0bqRLZKOEkoLIe0WfNN0sXDiHUbzEumZUYe396fiwqM9pAcnC6z2+escPDoZckyw==;\n\t5:6OUA/hHH67F/sNmCsukujpC2yDX+zJvVjs0YnSHZrWAE8+ghxWF9EV9YzbFXDCNN/gZUiBHfv1DqZ3MOvtc0H1JEDM6hm6XyNm75eb9asrRgrfatzxZqGOsGtqh3R8RHA4qrEYVe2PgRvJy64naOtoOB9/J/vInm2JlmLhcCM0I=;\n\t7:hHIa2qGBC4+/9BxdmOJRxSAp4pJIH3/JlCEZG9LWCjDDpJCioRPxl/swafHE7H1QJmsHfgiw6yGe+si83qs9hhqNgOoeNYKF31jvqGdBc4JrZfsi/rRELEsrK8WGD41dtiOevYHAEujqqelLidJpTYDI36xZHzZKchn+FZ9d8E+SokrDfeTXiyXJi5UFLcZRWBuhPwITHGPsiCnRaB/CbwzZXxsMKuYqTL7kfNPMlv/4wLn9+i9+2ti3wdq/RJtK" ], "X-MS-TrafficTypeDiagnostic": "BN7PR07MB4897:", "X-Microsoft-Antispam-PRVS": "<BN7PR07MB48975583FB932993445B5EDFF8E70@BN7PR07MB4897.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3002001)(93006095)(10201501046)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123564045)(20161123558120)(201708071742011)(7699051);\n\tSRVR:BN7PR07MB4897; BCL:0; PCL:0; RULEID:; SRVR:BN7PR07MB4897; ", "X-Forefront-PRVS": "08200063E9", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(396003)(366004)(376002)(136003)(346002)(39860400002)(199004)(189003)(42882007)(47776003)(106356001)(186003)(5660300001)(26005)(68736007)(16526019)(8936002)(25786009)(6116002)(2906002)(81156014)(50226002)(305945005)(81166006)(7736002)(3846002)(105586002)(478600001)(8676002)(54906003)(110136005)(48376002)(16586007)(14444005)(6486002)(6506007)(50466002)(316002)(53936002)(386003)(51416003)(52116002)(76176011)(11346002)(6512007)(44832011)(446003)(36756003)(55236004)(956004)(2616005)(4744004)(486006)(4326008)(66066001)(97736004)(72206003)(476003)(32563001);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BN7PR07MB4897;\n\tH:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "7e5L7WbPk5jmHmEgKrQZG2olgBbjieyzZAe8lYhCEM+p4YvIvinPqxIgt/1EyAOj6LeuES/jbUlSCTHzfvkns6cLu3f6rQcSsmNnipPEopFt5HAfkMzsFmsRr1ii6sGMD3D1qAPHrlHNawa2wbEm1j9DWzobsWv7N0ErJ47w8kQOjULn88adpchPU6WT0SMCDs2AticiGWSAjsMXAuJaa+rzS97TUCQWhbg3q+fHmQzM/Q2paJl64N/6ecejxzxSIowO7V8oLBLDup9DeMFXtp6mDpFz0YSsSaIG7VU4rbf62WZWYQ8RNYqpwJWbQoNMNzk7Y+xDvr8vUwzkyEdpsGKqdHMrykszDjZ7+h+25jA=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "09 Oct 2018 09:09:40.7823\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "4a9c2ddf-d020-40c3-e964-08d62dc6f438", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN7PR07MB4897", "Subject": "[dpdk-dev] [PATCH v4 16/23] common/cpt: support zuc and snow3g", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\n\nAdding microcode interface for supporting ZUC and SNOW3G.\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>\nSigned-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>\nSigned-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>\nSigned-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\nSigned-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\nSigned-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>\n---\n drivers/common/cpt/cpt_ucode.h | 596 +++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 596 insertions(+)", "diff": "diff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h\nindex 9085667..5d7743c 100644\n--- a/drivers/common/cpt/cpt_ucode.h\n+++ b/drivers/common/cpt/cpt_ucode.h\n@@ -1226,6 +1226,596 @@ cpt_dec_hmac_prep(uint32_t flags,\n \treturn 0;\n }\n \n+static __rte_always_inline int\n+cpt_zuc_snow3g_enc_prep(uint32_t req_flags,\n+\t\t\tuint64_t d_offs,\n+\t\t\tuint64_t d_lens,\n+\t\t\tfc_params_t *params,\n+\t\t\tvoid *op,\n+\t\t\tvoid **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen, outputlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint32_t mac_len = 0;\n+\tuint8_t snow3g, j;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset = 0, auth_offset = 0;\n+\tuint32_t encr_data_len = 0, auth_data_len = 0;\n+\tint flags, iv_len = 16, m_size;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma, offset_ctrl;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tuint32_t *iv_s, iv[4];\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\n+\tbuf_p = ¶ms->meta_buf;\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\tmac_len = cpt_ctx->mac_len;\n+\tsnow3g = cpt_ctx->snow3g;\n+\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\topcode.s.major = CPT_MAJOR_OP_ZUC_SNOW3G;\n+\n+\t/* indicates CPTR ctx, operation type, KEY & IV mode from DPTR */\n+\topcode.s.minor = ((1 << 6) | (snow3g << 5) | (0 << 4) |\n+\t\t\t (0 << 3) | (flags & 0x7));\n+\n+\tif (flags == 0x1) {\n+\t\t/*\n+\t\t * Microcode expects offsets in bytes\n+\t\t * TODO: Rounding off\n+\t\t */\n+\t\tauth_data_len = AUTH_DLEN(d_lens);\n+\n+\t\t/* EIA3 or UIA2 */\n+\t\tauth_offset = AUTH_OFFSET(d_offs);\n+\t\tauth_offset = auth_offset / 8;\n+\n+\t\t/* consider iv len */\n+\t\tauth_offset += iv_len;\n+\n+\t\tinputlen = auth_offset + (RTE_ALIGN(auth_data_len, 8) / 8);\n+\t\toutputlen = mac_len;\n+\n+\t\toffset_ctrl = rte_cpu_to_be_64((uint64_t)auth_offset);\n+\n+\t} else {\n+\t\t/* EEA3 or UEA2 */\n+\t\t/*\n+\t\t * Microcode expects offsets in bytes\n+\t\t * TODO: Rounding off\n+\t\t */\n+\t\tencr_data_len = ENCR_DLEN(d_lens);\n+\n+\t\tencr_offset = ENCR_OFFSET(d_offs);\n+\t\tencr_offset = encr_offset / 8;\n+\t\t/* consider iv len */\n+\t\tencr_offset += iv_len;\n+\n+\t\tinputlen = encr_offset + (RTE_ALIGN(encr_data_len, 8) / 8);\n+\t\toutputlen = inputlen;\n+\n+\t\t/* iv offset is 0 */\n+\t\toffset_ctrl = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\t}\n+\n+\t/* IV */\n+\tiv_s = (flags == 0x1) ? params->auth_iv_buf :\n+\t\tparams->iv_buf;\n+\n+\tif (snow3g) {\n+\t\t/*\n+\t\t * DPDK seems to provide it in form of IV3 IV2 IV1 IV0\n+\t\t * and BigEndian, MC needs it as IV0 IV1 IV2 IV3\n+\t\t */\n+\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[3 - j];\n+\t} else {\n+\t\t/* ZUC doesn't need a swap */\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[j];\n+\t}\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\tvq_cmd_w0.s.param2 = rte_cpu_to_be_16(auth_data_len);\n+\n+\t/*\n+\t * In 83XX since we have a limitation of\n+\t * IV & Offset control word not part of instruction\n+\t * and need to be part of Data Buffer, we check if\n+\t * head room is there and then only do the Direct mode processing\n+\t */\n+\tif (likely((req_flags & SINGLE_BUF_INPLACE) &&\n+\t\t (req_flags & SINGLE_BUF_HEADTAILROOM))) {\n+\t\tvoid *dm_vaddr = params->bufs[0].vaddr;\n+\t\tuint64_t dm_dma_addr = params->bufs[0].dma_addr;\n+\t\t/*\n+\t\t * This flag indicates that there is 24 bytes head room and\n+\t\t * 8 bytes tail room available, so that we get to do\n+\t\t * DIRECT MODE with limitation\n+\t\t */\n+\n+\t\toffset_vaddr = (uint64_t *)((uint8_t *)dm_vaddr -\n+\t\t\t\t\t OFF_CTRL_LEN - iv_len);\n+\t\toffset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len;\n+\n+\t\t/* DPTR */\n+\t\treq->ist.ei1 = offset_dma;\n+\t\t/* RPTR should just exclude offset control word */\n+\t\treq->ist.ei2 = dm_dma_addr - iv_len;\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr\n+\t\t\t\t\t\t + outputlen - iv_len);\n+\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(inputlen + OFF_CTRL_LEN);\n+\n+\t\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t\tif (likely(iv_len)) {\n+\t\t\tuint32_t *iv_d = (uint32_t *)((uint8_t *)offset_vaddr\n+\t\t\t\t\t\t + OFF_CTRL_LEN);\n+\t\t\tmemcpy(iv_d, iv, 16);\n+\t\t}\n+\n+\t\t*offset_vaddr = offset_ctrl;\n+\t} else {\n+\t\tuint32_t i, g_size_bytes, s_size_bytes;\n+\t\tuint64_t dptr_dma, rptr_dma;\n+\t\tsg_comp_t *gather_comp;\n+\t\tsg_comp_t *scatter_comp;\n+\t\tuint8_t *in_buffer;\n+\t\tuint32_t *iv_d;\n+\n+\t\t/* save space for iv */\n+\t\toffset_vaddr = m_vaddr;\n+\t\toffset_dma = m_dma;\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\t\tm_dma += OFF_CTRL_LEN + iv_len;\n+\t\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t\topcode.s.major |= CPT_DMA_MODE;\n+\n+\t\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t\t/* DPTR has SG list */\n+\t\tin_buffer = m_vaddr;\n+\t\tdptr_dma = m_dma;\n+\n+\t\t((uint16_t *)in_buffer)[0] = 0;\n+\t\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t\t/* TODO Add error check if space will be sufficient */\n+\t\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t\t/*\n+\t\t * Input Gather List\n+\t\t */\n+\t\ti = 0;\n+\n+\t\t/* Offset control word followed by iv */\n+\n+\t\ti = fill_sg_comp(gather_comp, i, offset_dma,\n+\t\t\t\t OFF_CTRL_LEN + iv_len);\n+\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = offset_ctrl;\n+\n+\t\tiv_d = (uint32_t *)((uint8_t *)offset_vaddr + OFF_CTRL_LEN);\n+\t\tmemcpy(iv_d, iv, 16);\n+\n+\t\t/* input data */\n+\t\tsize = inputlen - iv_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t\t params->src_iov,\n+\t\t\t\t\t\t 0, &size, NULL, 0);\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\t\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\t/*\n+\t\t * Output Scatter List\n+\t\t */\n+\n+\t\ti = 0;\n+\t\tscatter_comp =\n+\t\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t\tif (flags == 0x1) {\n+\t\t\t/* IV in SLIST only for EEA3 & UEA2 */\n+\t\t\tiv_len = 0;\n+\t\t}\n+\n+\t\tif (iv_len) {\n+\t\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t\t offset_dma + OFF_CTRL_LEN, iv_len);\n+\t\t}\n+\n+\t\t/* Add output data */\n+\t\tif (req_flags & VALID_MAC_BUF) {\n+\t\t\tsize = outputlen - iv_len - mac_len;\n+\t\t\tif (size) {\n+\t\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\t\tif (size)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t\t}\n+\n+\t\t\t/* mac data */\n+\t\t\tif (mac_len) {\n+\t\t\t\ti = fill_sg_comp_from_buf(scatter_comp, i,\n+\t\t\t\t\t\t\t ¶ms->mac_buf);\n+\t\t\t}\n+\t\t} else {\n+\t\t\t/* Output including mac */\n+\t\t\tsize = outputlen - iv_len;\n+\t\t\tif (size) {\n+\t\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\t\tif (size)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t\t}\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\t\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t\t/* This is DPTR len incase of SG mode */\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\t\tm_dma += size;\n+\t\tm_size -= size;\n+\n+\t\t/* cpt alternate completion address saved earlier */\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\t\trptr_dma = c_dma - 8;\n+\n+\t\treq->ist.ei1 = dptr_dma;\n+\t\treq->ist.ei2 = rptr_dma;\n+\t}\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, zs_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n+static __rte_always_inline int\n+cpt_zuc_snow3g_dec_prep(uint32_t req_flags,\n+\t\t\tuint64_t d_offs,\n+\t\t\tuint64_t d_lens,\n+\t\t\tfc_params_t *params,\n+\t\t\tvoid *op,\n+\t\t\tvoid **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint8_t snow3g, iv_len = 16;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset;\n+\tuint32_t encr_data_len;\n+\tint flags, m_size;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tuint32_t *iv_s, iv[4], j;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\n+\tbuf_p = ¶ms->meta_buf;\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\t/*\n+\t * Microcode expects offsets in bytes\n+\t * TODO: Rounding off\n+\t */\n+\tencr_offset = ENCR_OFFSET(d_offs) / 8;\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\tsnow3g = cpt_ctx->snow3g;\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\topcode.s.major = CPT_MAJOR_OP_ZUC_SNOW3G;\n+\n+\t/* indicates CPTR ctx, operation type, KEY & IV mode from DPTR */\n+\topcode.s.minor = ((1 << 6) | (snow3g << 5) | (0 << 4) |\n+\t\t\t (0 << 3) | (flags & 0x7));\n+\n+\t/* consider iv len */\n+\tencr_offset += iv_len;\n+\n+\tinputlen = encr_offset +\n+\t\t(RTE_ALIGN(encr_data_len, 8) / 8);\n+\toutputlen = inputlen;\n+\n+\t/* IV */\n+\tiv_s = params->iv_buf;\n+\tif (snow3g) {\n+\t\t/*\n+\t\t * DPDK seems to provide it in form of IV3 IV2 IV1 IV0\n+\t\t * and BigEndian, MC needs it as IV0 IV1 IV2 IV3\n+\t\t */\n+\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[3 - j];\n+\t} else {\n+\t\t/* ZUC doesn't need a swap */\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[j];\n+\t}\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\n+\t/*\n+\t * In 83XX since we have a limitation of\n+\t * IV & Offset control word not part of instruction\n+\t * and need to be part of Data Buffer, we check if\n+\t * head room is there and then only do the Direct mode processing\n+\t */\n+\tif (likely((req_flags & SINGLE_BUF_INPLACE) &&\n+\t\t (req_flags & SINGLE_BUF_HEADTAILROOM))) {\n+\t\tvoid *dm_vaddr = params->bufs[0].vaddr;\n+\t\tuint64_t dm_dma_addr = params->bufs[0].dma_addr;\n+\t\t/*\n+\t\t * This flag indicates that there is 24 bytes head room and\n+\t\t * 8 bytes tail room available, so that we get to do\n+\t\t * DIRECT MODE with limitation\n+\t\t */\n+\n+\t\toffset_vaddr = (uint64_t *)((uint8_t *)dm_vaddr -\n+\t\t\t\t\t OFF_CTRL_LEN - iv_len);\n+\t\toffset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len;\n+\n+\t\t/* DPTR */\n+\t\treq->ist.ei1 = offset_dma;\n+\t\t/* RPTR should just exclude offset control word */\n+\t\treq->ist.ei2 = dm_dma_addr - iv_len;\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr\n+\t\t\t\t\t\t + outputlen - iv_len);\n+\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(inputlen + OFF_CTRL_LEN);\n+\n+\t\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t\tif (likely(iv_len)) {\n+\t\t\tuint32_t *iv_d = (uint32_t *)((uint8_t *)offset_vaddr\n+\t\t\t\t\t\t + OFF_CTRL_LEN);\n+\t\t\tmemcpy(iv_d, iv, 16);\n+\t\t}\n+\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\t} else {\n+\t\tuint32_t i, g_size_bytes, s_size_bytes;\n+\t\tuint64_t dptr_dma, rptr_dma;\n+\t\tsg_comp_t *gather_comp;\n+\t\tsg_comp_t *scatter_comp;\n+\t\tuint8_t *in_buffer;\n+\t\tuint32_t *iv_d;\n+\n+\t\t/* save space for offset and iv... */\n+\t\toffset_vaddr = m_vaddr;\n+\t\toffset_dma = m_dma;\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\t\tm_dma += OFF_CTRL_LEN + iv_len;\n+\t\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t\topcode.s.major |= CPT_DMA_MODE;\n+\n+\t\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t\t/* DPTR has SG list */\n+\t\tin_buffer = m_vaddr;\n+\t\tdptr_dma = m_dma;\n+\n+\t\t((uint16_t *)in_buffer)[0] = 0;\n+\t\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t\t/* TODO Add error check if space will be sufficient */\n+\t\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t\t/*\n+\t\t * Input Gather List\n+\t\t */\n+\t\ti = 0;\n+\n+\t\t/* Offset control word */\n+\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = rte_cpu_to_be_64((uint64_t)encr_offset << 16);\n+\n+\t\ti = fill_sg_comp(gather_comp, i, offset_dma,\n+\t\t\t\t OFF_CTRL_LEN + iv_len);\n+\n+\t\tiv_d = (uint32_t *)((uint8_t *)offset_vaddr + OFF_CTRL_LEN);\n+\t\tmemcpy(iv_d, iv, 16);\n+\n+\t\t/* Add input data */\n+\t\tsize = inputlen - iv_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t\t params->src_iov,\n+\t\t\t\t\t\t 0, &size, NULL, 0);\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\t\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\t/*\n+\t\t * Output Scatter List\n+\t\t */\n+\n+\t\ti = 0;\n+\t\tscatter_comp =\n+\t\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t\t/* IV */\n+\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t\t iv_len);\n+\n+\t\t/* Add output data */\n+\t\tsize = outputlen - iv_len;\n+\t\tif (size) {\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\t\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t\t/* This is DPTR len incase of SG mode */\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\t\tm_dma += size;\n+\t\tm_size -= size;\n+\n+\t\t/* cpt alternate completion address saved earlier */\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\t\trptr_dma = c_dma - 8;\n+\n+\t\treq->ist.ei1 = dptr_dma;\n+\t\treq->ist.ei2 = rptr_dma;\n+\t}\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, zs_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n static __rte_always_inline void *\n cpt_fc_dec_hmac_prep(uint32_t flags,\n \t\t uint64_t d_offs,\n@@ -1243,6 +1833,9 @@ cpt_fc_dec_hmac_prep(uint32_t flags,\n \tif (likely(fc_type == FC_GEN)) {\n \t\tret = cpt_dec_hmac_prep(flags, d_offs, d_lens,\n \t\t\t\t\tfc_params, op, &prep_req);\n+\t} else if (fc_type == ZUC_SNOW3G) {\n+\t\tret = cpt_zuc_snow3g_dec_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\t/*\n \t\t * For AUTH_ONLY case,\n@@ -1273,6 +1866,9 @@ cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \tif (likely(fc_type == FC_GEN)) {\n \t\tret = cpt_enc_hmac_prep(flags, d_offs, d_lens,\n \t\t\t\t\tfc_params, op, &prep_req);\n+\t} else if (fc_type == ZUC_SNOW3G) {\n+\t\tret = cpt_zuc_snow3g_enc_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\tret = ERR_EIO;\n \t}\n", "prefixes": [ "v4", "16/23" ] }