Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/44202/?format=api
{ "id": 44202, "url": "http://patches.dpdk.org/api/patches/44202/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1536033560-21541-23-git-send-email-ajoseph@caviumnetworks.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1536033560-21541-23-git-send-email-ajoseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1536033560-21541-23-git-send-email-ajoseph@caviumnetworks.com", "date": "2018-09-04T03:59:09", "name": "[v2,22/33] common/cpt: add microcode interface for decryption", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "e8fe871286c01f0a0e2ede827581d8cccf2686f1", "submitter": { "id": 891, "url": "http://patches.dpdk.org/api/people/891/?format=api", "name": "Anoob Joseph", "email": "ajoseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1536033560-21541-23-git-send-email-ajoseph@caviumnetworks.com/mbox/", "series": [ { "id": 1164, "url": "http://patches.dpdk.org/api/series/1164/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=1164", "date": "2018-09-04T03:58:47", "name": "Adding Cavium's OcteonTX crypto PMD", "version": 2, "mbox": "http://patches.dpdk.org/series/1164/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/44202/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/44202/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 622038D8D;\n\tTue, 4 Sep 2018 06:03:38 +0200 (CEST)", "from NAM02-CY1-obe.outbound.protection.outlook.com\n\t(mail-cys01nam02on0089.outbound.protection.outlook.com\n\t[104.47.37.89]) by dpdk.org (Postfix) with ESMTP id 4539F5F25\n\tfor <dev@dpdk.org>; Tue, 4 Sep 2018 06:03:26 +0200 (CEST)", "from ajoseph83.caveonetworks.com.com (115.113.156.2) by\n\tBYAPR07MB4902.namprd07.prod.outlook.com (2603:10b6:a02:ef::25) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.1101.15; Tue, 4 Sep 2018 04:03:20 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=kDAP7hMsj/+uHYt27kIYSZIL8fH1fQEdPxCUSK/8SBg=;\n\tb=BRG+LHpZmeA/7Ri0KcUfCzNilvnTVBMVxuZfWLfed9BQGWNn/jx3mkI8+Ky162oxO1OzbjlWnhTRNrkaJ30MIBK+u6vPqQWxZpFqsNB7b6U8KGf6ANQJtYOEtxJQMS/dTNqClrDi+kkAoru055aaF4+lirTOXr3NMoaDm1xsdgI=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <ajoseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tdev@dpdk.org, Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>,\n\tAnoob Joseph <anoob.joseph@caviumnetworks.com>,\n\tMurthy NSSR <nidadavolu.murthy@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>,\n\tSrisivasubramanian S <ssrinivasan@caviumnetworks.com>,\n\tTejasree Kondoj <kondoj.tejasree@caviumnetworks.com>", "Date": "Tue, 4 Sep 2018 09:29:09 +0530", "Message-Id": "<1536033560-21541-23-git-send-email-ajoseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1536033560-21541-1-git-send-email-ajoseph@caviumnetworks.com>", "References": "<1528476325-15585-1-git-send-email-anoob.joseph@caviumnetworks.com>\n\t<1536033560-21541-1-git-send-email-ajoseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "BMXPR01CA0023.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:b00:d::33) To BYAPR07MB4902.namprd07.prod.outlook.com\n\t(2603:10b6:a02:ef::25)", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "10c71837-f632-44a5-6976-08d6121b5cac", "X-Microsoft-Antispam": "BCL:0; PCL:0;\n\tRULEID:(7020095)(4652040)(8989137)(4534165)(4627221)(201703031133081)(201702281549075)(8990107)(5600074)(711020)(2017052603328)(7153060)(7193020);\n\tSRVR:BYAPR07MB4902; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BYAPR07MB4902;\n\t3:s5PkuGO1GY5hqHxIp8zfSHzxd0c0LKsBXP/11nmXcI1I/SH/3UM2KZm7twx63C4uFrGpHDfjNIcixFIocH8WCW3JWwiQm4J9pLg7S8a8P2aF1acodOh5/9I40vSnFaI8KFw2h5uBtmYMwTmQcb/Z2waxX36rm7P/zgMpc9251Lcpn+A5SBqCFS7Myj+6pt7We36tvmziGpBbDyScAddBYMmVjIlJkk8jMqEt2cBSqFCg61NQD8/Y+DIhfCl5vOzs;\n\t25:QAdX/ZRrGHgUyKdd5N5TgexxGqOGgDvvmkc+9esYrqHFiYi/tYBvfztO5Vq1WgEvYw9RdKrCRZQlHlbURUan0VsCOykpMkhbSONS4oSdVR7cMZmu6DL1s6grwsa8k+MXMwDtuCIhIEfjPsoZihd8Hrb3vLb/mGibeng3mvus9kjNcLFQJll8ED9kH64R8DfV9h6P7aFatd6MsmljXbLd7Rd+lPT0cXc/h4+QNV2db5reVvb6TML4cTSOTY1kGsyqgviWuTt0O8DA1+xrqAw3wiCgsyBKS3d9HTlgafEC1F6SOCZDEIVsGFBUnsLkg2w9kVgOd+w7lEAEiKt2Rr5vkw==;\n\t31:pXYn1qIrUSpUFJ9GnT2aojLC/R2P6fCtBiR4K1nl4K2EIlxzTEchJKugzkVbmYMinh8L7M0QhQXMsAxkhG7SSiXinpf7MIa3zcth1jDLtOMB3uShfFow4byfM4R9Aey+RJK9L41ocLkQcIiqudMNQoBGMDJJmAaeCYFBWofmGnnSO4Rn+kePNI+5qfbjxqlP8NEHzP9OuVHJRSn1/FUdQbFSmPaQZCDpsk6Rlu0M1gk=", "1; BYAPR07MB4902;\n\t20:9gIW1vOqjyoy5ryFeW0t0TvlBbn29aDiQXt/SvkiB4B2uqVVXZXL4f9C5AqCfoiBc/Ve3+Kr72116/zE3DJVUZtDEnkDB9B5kBm/EKFMpg5Gxjh0mQFF8qZmboxd4MADkLMsQzD3H3OxopXMiYBvDjM/nz6vFMuuJW1ruAQmYrp2YSF87pIss8R3wgLC96P7CSfW86r4nQ6a7VndLW2UatslJOaXH8Vlrvy480fj8HNFrHGOjuwD0nDeOUHaDAz1iNcUJRcNjMQrBpkKCrgxuIOC2gquZwOhP+eW8BwnLbfFR17JjEDjvxpym+TtdWvGq6Asof0LfG43hk047IlsuzgMBkt3V2wh78EllWbPOOx9+pRHOC7RRnJ58ITJN9rUncBOkmA+RBneHvoDSWasxn77wb4Bk9WFNRR75MLWWKech1xIzQlqv9CTFL1zIJzn6q10s9gvD32Xq9eukeRmml68DBBS58it/kxovNF1MaEB1rvrZHjpCO/WVcbOhOeZSAd6vOc0w9b/WBHlDH/ObGsQbK4WVx21GR7o2ZiuFtsBGkdBIMHQxCC212gjAlqR6KHDol8Bj3IG3iF3OU87YBhod+vxl7G7FSuaWJjSg44=;\n\t4:Zj0yNEtn1z9muATA02Pt/ZeGYUfjIpASHM8svVUyWRF8rze8tskyxsa79wrohRbwENDyhODqCViO+Hf6cZ3YHwyF6/S7l4WdZ20DjBW4Rp4OcyZ3+BdjH5lR4bIgwcIhl2ymG9wXuRL+tP0oYsX9LLQMxum1W4EvboqKmJ36+kP/Vq5bk1a3zEG5C2DU7Y3U3/9DFYW0UUQmbKj5L+xkv2BWnPFYJLyC7kwAloy1wgYLfsze5tikCd8rqNgWeAZNSSY5LV02o+y7+hCyN7hgKA==", "=?us-ascii?Q?1; BYAPR07MB4902;\n\t23:FU8s38U0pnEntb5o6MJYi5mJWcXaWsngRmAS6tkhU?=\n\toxwO9vIwWZmfDiSvCc+/MngggfvyXPLC19cH871YyK8mojrQ2+OzmJTcsxjzzCZHc2kiPdfH7mmJt2xpyb5+R5tmurN8fbjJT5Gq+W5fA/XgpnnuzsVinn7i+WgcsHrm1OY88F/xv4yGH8G02G7QPCm9VqO2k01mmritVqo6AHE0+5ZCXOJ0JGW9V2aZKk6UGJo3Rn4PEaSqIlT5iIiuynuPovScEcKNssEj3v0IAjaM/MVs+lO2z8HZFCHhm1YhXevj1BuJwVopnqADxcQs8GlptLUSvx0g38tqr2+LevZbPl4brQUyVTxNKQ5D6y1wn5aY/oz7/jEMR4Dxn1dO5Fc9F+JBcGvhEqYGVEh3J/u/aqZfvQPzPeJKVcwEOnZi8jrb4Yi3C3WdJDqfppiKGLYyndtaSdE2KmAMJcds2j5Y8j7ROslvfdl4ZAptZ5BlWdAUWIbd04ECfxK77YQ76VaIdXm31cr1OvQe1POxQBrRB8oi4P4sGH/y8UDAwv+TOhESXBKzQh1b+sNwQJH23ixewiyDzK30hsepSjxj9pFi8HusuXB4i/3WuXMrMLML6MOoCjnbeT5vdYN0eEL8Fmcnvc30hYyYotCkh/xIaIDEuZDg7jhdFWhKyI6J8G3m7vs8mTLbQ25d/q2qTAY4f5okifiCCpfy8l05+cvmnH0YI2jSqbffI8/3O273mvDVOAa6OAEknt0BDNwN05e0M+O8ysw7Q5MnKxlsuRz4W5Tpi1QpvPG9cergPT8O2i86d+i8GEL3LX8bkZaFjtVNIAyYUA/0jlpRrCuQVlMKqAEdcMX/ua3+FbD9YsnmIQ+YfVD7gOmKywA+OK/RJOAhv9BMaOUKNq9sf9XvKjLxR0sFGBAUTZRV0ZQaIinXU1zUnUGMdTbpb9g3vn19MBulmOncZn6f53lSUVVcijVQVpuKApId5w6voUHx1MekUYvI3jsZCUH2BYmDRJatBn/sY2K/ZdwkIcxHDlURG1hBvFVcZt5gJTOnez2CjQiE5bdkaUXxrbBwdBBRzs6ozAAdWXwh2ThVBArmN1PhQ/9E+v9HSuBt4wsN8us1roAu0/1SjpcxmUk/E0ZCyXkeKZqs5WTwUnS33fFbYdhxypjtxSfD3Zqni/L6Sf3qPF7kqytkYjcJfoy0PGxVASwPU45GKasX6YXw0vO8vVwORb6Y2A1coyZJXOEQwI7wob9sv+f0g4=", "1; BYAPR07MB4902;\n\t6:epRUXfhpdTjwHzS50/h815BuoYbKdPlnHxhPFvPj04RHqV/pYj6jAcrNTsJOVOKjXfdHxjrplWOMQHFUZ7NO3be7vV61Kd+nrSfoyHQTMke06SIazXgffmTq1aKf++vYrgxwh/pCsFX/X4IZV1/jnQt9a6E+eBf65JjF2EoPlqXhCd0Aa34i71Dic3MG2bBk/5azz/nJ3iJ/pRNDo8WwRkGPmmk6cyR4JCs8Jo0gK6wqk75eM6fa3uQXFfkS4bVmILMV6bfGECNOK4qx6g6fA0X15t+2xyyETy5s6nG7W9DcJLVHeNAIGTJGcbSpxpn8iNX6DkdQ8JB01JJyxxrVdonSVxLAhxODYOcThyLyV4FKtrUSJ2kAsK2awdgTTcf09JaIA6vtk9rCJX/BqeXepXl3znHiAHzd6wpjDZD671Gq8HkI110D5Q2wPgtUgYU4FWAme54CrtemaDP8owftDQ==;\n\t5:fhHdG+SIaon7UDycQA5nqkFCLgy1lFSkNwoBP13xS0pUJ5GVKCelZ1G2g2c1epGbwFGs3KeTj8XpwMoEgj0IvOzylcxllKuk0h1+ITKEHJQYw12fb2Qpjdi/aKJDgUdOqnBSJriH7IW0x6ZMuCv20u9p/oxuQPWVBorMEGfGOk8=;\n\t7:jXjMqXuzVDyALg6MB4kTZ5vkurs2qb8Hdi8mZ1af3uzJdzXXbqoAYZvYAdVnaANghIHqHhdwDQbI+6JLqb3qlN+OO4QLIeLfoa7fiXjW7FHMhS/B5zkKq6QgI2T0oUN8dTvII11FG5mbVjvw4Z2+Fsb2z+Vqh1MkrZhrmGx2JFuSbPYmU7HECKk3b4Zj0Zh0sKgnff0j4/Kxy7lsKdTqs8oJbUguJjaAdhP8iTtvL/XTt7XrAfV+CF1Y/cr0ozE8" ], "X-MS-TrafficTypeDiagnostic": "BYAPR07MB4902:", "X-Microsoft-Antispam-PRVS": "<BYAPR07MB4902BFBC935E0430DC3D9422F8030@BYAPR07MB4902.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(10201501046)(93006095)(3231311)(944501410)(52105095)(3002001)(149027)(150027)(6041310)(20161123562045)(20161123564045)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(201708071742011)(7699016);\n\tSRVR:BYAPR07MB4902; BCL:0; PCL:0; RULEID:; SRVR:BYAPR07MB4902; ", "X-Forefront-PRVS": "0785459C39", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(366004)(396003)(136003)(346002)(376002)(39860400002)(199004)(189003)(26005)(51416003)(52116002)(76176011)(81166006)(305945005)(81156014)(7736002)(105586002)(316002)(6506007)(106356001)(6512007)(8936002)(446003)(54906003)(25786009)(6666003)(68736007)(50226002)(110136005)(53936002)(16586007)(42882007)(386003)(5660300001)(2906002)(72206003)(50466002)(6486002)(36756003)(6116002)(107886003)(2616005)(14444005)(186003)(3846002)(478600001)(66066001)(476003)(8676002)(47776003)(486006)(956004)(48376002)(11346002)(4326008)(97736004)(16526019);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:BYAPR07MB4902;\n\tH:ajoseph83.caveonetworks.com.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; A:1; MX:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "BIPT9aFOnyr3SCpE0FbPeXGEy02Np8i7afPTv08Cf/RqbBYDbYAATET0pM55Bfpd+B+MBm0a51r6AuY2FmTIsqmR4Vz6U8zq+mNIBGTe/29eYKaI3cysWOCNbIpnuAiJeU2r++a9NrCXKlsWGgAYw2/wy5ZXwjgoj/I3LAgyDYPTHeFh02ZwC3RfY4fDzMjmczB8CPaYHynJmNxYGcDgi/NZWoo/+porSHm04qj87aZl+riZoWVTHIegz5E4BLCSeWovecSAr3to7k3gAt3sRurq8da1NtWk5oKdGzEV6IXzt5//Ic6sMyx/3HN/nl3q60/W4a/bBu/7paBM3amkJc+JbQdK3HJl7Ydooq3yXZw=", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "04 Sep 2018 04:03:20.9286\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "10c71837-f632-44a5-6976-08d6121b5cac", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BYAPR07MB4902", "Subject": "[dpdk-dev] [PATCH v2 22/33] common/cpt: add microcode interface for\n\tdecryption", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\n\nAdding microcode interface additions for supporting decryption.\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@caviumnetworks.com>\nSigned-off-by: Anoob Joseph <anoob.joseph@caviumnetworks.com>\nSigned-off-by: Murthy NSSR <nidadavolu.murthy@caviumnetworks.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@caviumnetworks.com>\nSigned-off-by: Ragothaman Jayaraman <rjayaraman@caviumnetworks.com>\nSigned-off-by: Srisivasubramanian S <ssrinivasan@caviumnetworks.com>\nSigned-off-by: Tejasree Kondoj <kondoj.tejasree@caviumnetworks.com>\n---\n drivers/common/cpt/cpt_ucode.h | 436 +++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 436 insertions(+)", "diff": "diff --git a/drivers/common/cpt/cpt_ucode.h b/drivers/common/cpt/cpt_ucode.h\nindex add5f95..e14d9c3 100644\n--- a/drivers/common/cpt/cpt_ucode.h\n+++ b/drivers/common/cpt/cpt_ucode.h\n@@ -763,6 +763,439 @@ cpt_enc_hmac_prep(uint32_t flags,\n \treturn 0;\n }\n \n+static __rte_always_inline int\n+cpt_dec_hmac_prep(uint32_t flags,\n+\t\t uint64_t d_offs,\n+\t\t uint64_t d_lens,\n+\t\t fc_params_t *fc_params,\n+\t\t void *op,\n+\t\t void **prep_req)\n+{\n+\tuint32_t iv_offset = 0, size;\n+\tint32_t inputlen, outputlen, enc_dlen, auth_dlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tint32_t hash_type, mac_len, m_size;\n+\tuint8_t iv_len = 16;\n+\tstruct cpt_request_info *req;\n+\tbuf_ptr_t *meta_p, *aad_buf = NULL;\n+\tuint32_t encr_offset, auth_offset;\n+\tuint32_t encr_data_len, auth_data_len, aad_len = 0;\n+\tuint32_t passthrough_len = 0;\n+\tvoid *m_vaddr, *offset_vaddr;\n+\tuint64_t m_dma, offset_dma, ctx_dma;\n+\topcode_info_t opcode;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\tvoid *c_vaddr;\n+\tuint64_t c_dma;\n+\n+\tmeta_p = &fc_params->meta_buf;\n+\tm_vaddr = meta_p->vaddr;\n+\tm_dma = meta_p->dma_addr;\n+\tm_size = meta_p->size;\n+\n+\tencr_offset = ENCR_OFFSET(d_offs);\n+\tauth_offset = AUTH_OFFSET(d_offs);\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\tauth_data_len = AUTH_DLEN(d_lens);\n+\n+\tif (unlikely(flags & VALID_AAD_BUF)) {\n+\t\t/*\n+\t\t * We dont support both aad\n+\t\t * and auth data separately\n+\t\t */\n+\t\tauth_data_len = 0;\n+\t\tauth_offset = 0;\n+\t\taad_len = fc_params->aad_buf.size;\n+\t\taad_buf = &fc_params->aad_buf;\n+\t}\n+\n+\tcpt_ctx = fc_params->ctx_buf.vaddr;\n+\thash_type = cpt_ctx->hash_type;\n+\tmac_len = cpt_ctx->mac_len;\n+\n+\tif (hash_type == GMAC_TYPE)\n+\t\tencr_data_len = 0;\n+\n+\tif (unlikely(!(flags & VALID_IV_BUF))) {\n+\t\tiv_len = 0;\n+\t\tiv_offset = ENCR_IV_OFFSET(d_offs);\n+\t}\n+\n+\tif (unlikely(flags & VALID_AAD_BUF)) {\n+\t\t/*\n+\t\t * When AAD is given, data above encr_offset is pass through\n+\t\t * Since AAD is given as separate pointer and not as offset,\n+\t\t * this is a special case as we need to fragment input data\n+\t\t * into passthrough + encr_data and then insert AAD in between.\n+\t\t */\n+\t\tif (hash_type != GMAC_TYPE) {\n+\t\t\tpassthrough_len = encr_offset;\n+\t\t\tauth_offset = passthrough_len + iv_len;\n+\t\t\tencr_offset = passthrough_len + aad_len + iv_len;\n+\t\t\tauth_data_len = aad_len + encr_data_len;\n+\t\t} else {\n+\t\t\tpassthrough_len = 16 + aad_len;\n+\t\t\tauth_offset = passthrough_len + iv_len;\n+\t\t\tauth_data_len = aad_len;\n+\t\t}\n+\t} else {\n+\t\tencr_offset += iv_len;\n+\t\tauth_offset += iv_len;\n+\t}\n+\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t (uint8_t *)m_vaddr;\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* start cpt request info structure at 8 byte alignment */\n+\tsize = (uint8_t *)RTE_PTR_ALIGN(m_vaddr, 8) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\treq = (struct cpt_request_info *)((uint8_t *)m_vaddr + size);\n+\n+\tsize += sizeof(struct cpt_request_info);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Initialising ctrl and opcode\n+\t * fields in cpt request structure\n+\t */\n+\n+\treq->se_req = SE_CORE_REQ;\n+\t/*\n+\t * We are using DMA mode but indicate that\n+\t * SGIO list is already populated.\n+\t */\n+\treq->dma_mode = CTRL_DMA_MODE_SGIO;\n+\n+\t/* Decryption */\n+\topcode.s.major = CPT_MAJOR_OP_FC;\n+\topcode.s.minor = 1;\n+\n+\tenc_dlen = encr_offset + encr_data_len;\n+\tauth_dlen = auth_offset + auth_data_len;\n+\n+\tif (auth_dlen > enc_dlen) {\n+\t\tinputlen = auth_dlen + mac_len;\n+\t\toutputlen = auth_dlen;\n+\t} else {\n+\t\tinputlen = enc_dlen + mac_len;\n+\t\toutputlen = enc_dlen;\n+\t}\n+\n+\tif (hash_type == GMAC_TYPE)\n+\t\tencr_offset = inputlen;\n+\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = rte_cpu_to_be_16(encr_data_len);\n+\tvq_cmd_w0.s.param2 = rte_cpu_to_be_16(auth_data_len);\n+\n+\t/*\n+\t * In 83XX since we have a limitation of\n+\t * IV & Offset control word not part of instruction\n+\t * and need to be part of Data Buffer, we check if\n+\t * head room is there and then only do the Direct mode processing\n+\t */\n+\tif (likely((flags & SINGLE_BUF_INPLACE) &&\n+\t\t (flags & SINGLE_BUF_HEADTAILROOM))) {\n+\t\tvoid *dm_vaddr = fc_params->bufs[0].vaddr;\n+\t\tuint64_t dm_dma_addr = fc_params->bufs[0].dma_addr;\n+\t\t/*\n+\t\t * This flag indicates that there is 24 bytes head room and\n+\t\t * 8 bytes tail room available, so that we get to do\n+\t\t * DIRECT MODE with limitation\n+\t\t */\n+\n+\t\toffset_vaddr = (uint8_t *)dm_vaddr - OFF_CTRL_LEN - iv_len;\n+\t\toffset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len;\n+\t\treq->ist.ei1 = offset_dma;\n+\n+\t\t/* RPTR should just exclude offset control word */\n+\t\treq->ist.ei2 = dm_dma_addr - iv_len;\n+\n+\t\t/* In direct mode,changing the alternate completion code address\n+\t\t * to start of rptr,the assumption is that most auth iv failure\n+\t\t * are reported at first byte only.This will not give the\n+\t\t * correct alternate completion code the auth iv fail is\n+\t\t * reported after some bytes.\n+\t\t * FIXME\n+\t\t */\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr -\n+\t\t\t\t\tiv_len);\n+\t\t/* since this is decryption,\n+\t\t * don't touch the content of\n+\t\t * alternate ccode space as it contains\n+\t\t * hmac.\n+\t\t */\n+\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(inputlen + OFF_CTRL_LEN);\n+\n+\t\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t\tif (likely(iv_len)) {\n+\t\t\tuint64_t *dest = (uint64_t *)((uint8_t *)offset_vaddr +\n+\t\t\t\t\t\t OFF_CTRL_LEN);\n+\t\t\tuint64_t *src = fc_params->iv_buf;\n+\t\t\tdest[0] = src[0];\n+\t\t\tdest[1] = src[1];\n+\t\t}\n+\n+\t\t*(uint64_t *)offset_vaddr =\n+\t\t\trte_cpu_to_be_64(((uint64_t)encr_offset << 16) |\n+\t\t\t\t((uint64_t)iv_offset << 8) |\n+\t\t\t\t((uint64_t)auth_offset));\n+\n+\t} else {\n+\t\tuint64_t dptr_dma, rptr_dma;\n+\t\tuint32_t g_size_bytes, s_size_bytes;\n+\t\tsg_comp_t *gather_comp;\n+\t\tsg_comp_t *scatter_comp;\n+\t\tuint8_t *in_buffer;\n+\t\tuint8_t i = 0;\n+\n+\t\t/* This falls under strict SG mode */\n+\t\toffset_vaddr = m_vaddr;\n+\t\toffset_dma = m_dma;\n+\t\tsize = OFF_CTRL_LEN + iv_len;\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\t\tm_dma += size;\n+\t\tm_size -= size;\n+\n+\t\topcode.s.major |= CPT_DMA_MODE;\n+\n+\t\tvq_cmd_w0.s.opcode = rte_cpu_to_be_16(opcode.flags);\n+\n+\t\tif (likely(iv_len)) {\n+\t\t\tuint64_t *dest = (uint64_t *)((uint8_t *)offset_vaddr +\n+\t\t\t\t\t\t OFF_CTRL_LEN);\n+\t\t\tuint64_t *src = fc_params->iv_buf;\n+\t\t\tdest[0] = src[0];\n+\t\t\tdest[1] = src[1];\n+\t\t}\n+\n+\t\t*(uint64_t *)offset_vaddr =\n+\t\t\trte_cpu_to_be_64(((uint64_t)encr_offset << 16) |\n+\t\t\t\t((uint64_t)iv_offset << 8) |\n+\t\t\t\t((uint64_t)auth_offset));\n+\n+\n+\t\t/* DPTR has SG list */\n+\t\tin_buffer = m_vaddr;\n+\t\tdptr_dma = m_dma;\n+\n+\t\t((uint16_t *)in_buffer)[0] = 0;\n+\t\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t\t/* TODO Add error check if space will be sufficient */\n+\t\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t\t/*\n+\t\t * Input Gather List\n+\t\t */\n+\t\ti = 0;\n+\n+\t\t/* Offset control word that includes iv */\n+\t\ti = fill_sg_comp(gather_comp, i, offset_dma,\n+\t\t\t\t offset_vaddr, OFF_CTRL_LEN + iv_len);\n+\n+\t\t/* Add input data */\n+\t\tif (flags & VALID_MAC_BUF) {\n+\t\t\tsize = inputlen - iv_len - mac_len;\n+\t\t\tif (size) {\n+\t\t\t\t/* input data only */\n+\t\t\t\tif (unlikely(flags & SINGLE_BUF_INPLACE)) {\n+\t\t\t\t\ti = fill_sg_comp_from_buf_min(\n+\t\t\t\t\t\t\t\tgather_comp, i,\n+\t\t\t\t\t\t\t\tfc_params->bufs,\n+\t\t\t\t\t\t\t\t&size);\n+\t\t\t\t} else {\n+\t\t\t\t\tuint32_t aad_offset = aad_len ?\n+\t\t\t\t\t\tpassthrough_len : 0;\n+\n+\t\t\t\t\ti = fill_sg_comp_from_iov(gather_comp,\n+\t\t\t\t\t\t\t i,\n+\t\t\t\t\t\t\t fc_params->src_iov,\n+\t\t\t\t\t\t\t 0, &size,\n+\t\t\t\t\t\t\t aad_buf,\n+\t\t\t\t\t\t\t aad_offset);\n+\t\t\t\t}\n+\t\t\t\tif (size)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t\t}\n+\n+\t\t\t/* mac data */\n+\t\t\tif (mac_len) {\n+\t\t\t\ti = fill_sg_comp_from_buf(gather_comp, i,\n+\t\t\t\t\t\t\t &fc_params->mac_buf);\n+\t\t\t}\n+\t\t} else {\n+\t\t\t/* input data + mac */\n+\t\t\tsize = inputlen - iv_len;\n+\t\t\tif (size) {\n+\t\t\t\tif (unlikely(flags & SINGLE_BUF_INPLACE)) {\n+\t\t\t\t\ti = fill_sg_comp_from_buf_min(\n+\t\t\t\t\t\t\t\tgather_comp, i,\n+\t\t\t\t\t\t\t\tfc_params->bufs,\n+\t\t\t\t\t\t\t\t&size);\n+\t\t\t\t} else {\n+\t\t\t\t\tuint32_t aad_offset = aad_len ?\n+\t\t\t\t\t\tpassthrough_len : 0;\n+\n+\t\t\t\t\tif (!fc_params->src_iov)\n+\t\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\n+\t\t\t\t i = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t\t\t fc_params->src_iov,\n+\t\t\t\t\t\t\t 0, &size,\n+\t\t\t\t\t\t\t aad_buf,\n+\t\t\t\t\t\t\t aad_offset);\n+\t\t\t\t}\n+\n+\t\t\t\tif (size)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t\t}\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[2] = rte_cpu_to_be_16(i);\n+\t\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\t/*\n+\t\t * Output Scatter List\n+\t\t */\n+\n+\t\ti = 0;\n+\t\tscatter_comp =\n+\t\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t\t/* Add iv */\n+\t\tif (iv_len) {\n+\t\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t\t\t (uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t\t\t\t\t iv_len);\n+\t\t}\n+\n+\t\t/* Add output data */\n+\t\tsize = outputlen - iv_len;\n+\t\tif (size) {\n+\t\t\tif (unlikely(flags & SINGLE_BUF_INPLACE)) {\n+\t\t\t\t/* handle single buffer here */\n+\t\t\t\ti = fill_sg_comp_from_buf_min(scatter_comp, i,\n+\t\t\t\t\t\t\t fc_params->bufs,\n+\t\t\t\t\t\t\t &size);\n+\t\t\t} else {\n+\t\t\t\tuint32_t aad_offset = aad_len ?\n+\t\t\t\t\tpassthrough_len : 0;\n+\n+\t\t\t\tif (!fc_params->dst_iov)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\n+\t\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t\t fc_params->dst_iov, 0,\n+\t\t\t\t\t\t\t &size, aad_buf,\n+\t\t\t\t\t\t\t aad_offset);\n+\t\t\t}\n+\n+\t\t\tif (unlikely(size))\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\n+\t\t((uint16_t *)in_buffer)[3] = rte_cpu_to_be_16(i);\n+\t\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t\t/* This is DPTR len incase of SG mode */\n+\t\tvq_cmd_w0.s.dlen = rte_cpu_to_be_16(size);\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\t\tm_dma += size;\n+\t\tm_size -= size;\n+\n+\t\t/* cpt alternate completion address saved earlier */\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\t\trptr_dma = c_dma - 8;\n+\t\tsize += COMPLETION_CODE_SIZE;\n+\n+\t\treq->ist.ei1 = dptr_dma;\n+\t\treq->ist.ei2 = rptr_dma;\n+\t}\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = rte_cpu_to_be_64(vq_cmd_w0.u64);\n+\n+\tctx_dma = fc_params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, fctx);\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = ctx_dma;\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n+static __rte_always_inline void *\n+cpt_fc_dec_hmac_prep(uint32_t flags,\n+\t\t uint64_t d_offs,\n+\t\t uint64_t d_lens,\n+\t\t fc_params_t *fc_params,\n+\t\t void *op, int *ret_val)\n+{\n+\tstruct cpt_ctx *ctx = fc_params->ctx_buf.vaddr;\n+\tuint8_t fc_type;\n+\tvoid *prep_req = NULL;\n+\tint ret;\n+\n+\tfc_type = ctx->fc_type;\n+\n+\tif (likely(fc_type == FC_GEN)) {\n+\t\tret = cpt_dec_hmac_prep(flags, d_offs, d_lens,\n+\t\t\t\t\tfc_params, op, &prep_req);\n+\t} else {\n+\t\t/*\n+\t\t * For AUTH_ONLY case,\n+\t\t * MC only supports digest generation and verification\n+\t\t * should be done in software by memcmp()\n+\t\t */\n+\n+\t\tret = ERR_EIO;\n+\t}\n+\n+\tif (unlikely(!prep_req))\n+\t\t*ret_val = ret;\n+\treturn prep_req;\n+}\n+\n static __rte_always_inline void *__hot\n cpt_fc_enc_hmac_prep(uint32_t flags, uint64_t d_offs, uint64_t d_lens,\n \t\t fc_params_t *fc_params, void *op, int *ret_val)\n@@ -1614,6 +2047,9 @@ fill_fc_params(struct rte_crypto_op *cop,\n \tif (cpt_op & CPT_OP_ENCODE)\n \t\tprep_req = cpt_fc_enc_hmac_prep(flags, d_offs, d_lens,\n \t\t\t\t\t\t&fc_params, op, op_ret);\n+\telse\n+\t\tprep_req = cpt_fc_dec_hmac_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t\t&fc_params, op, op_ret);\n \n \tif (unlikely(!prep_req))\n \t\tfree_op_meta(mdata, cpt_m_info->cptvf_meta_pool);\n", "prefixes": [ "v2", "22/33" ] }