Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/29287/?format=api
{ "id": 29287, "url": "http://patches.dpdk.org/api/patches/29287/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20170928123000.1711-4-shreyansh.jain@nxp.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20170928123000.1711-4-shreyansh.jain@nxp.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20170928123000.1711-4-shreyansh.jain@nxp.com", "date": "2017-09-28T12:29:23", "name": "[dpdk-dev,v6,03/40] bus/dpaa: add compatibility and helper macros", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "f871f4e5538b04d96cab048a249e7fea89042c9e", "submitter": { "id": 497, "url": "http://patches.dpdk.org/api/people/497/?format=api", "name": "Shreyansh Jain", "email": "shreyansh.jain@nxp.com" }, "delegate": { "id": 319, "url": "http://patches.dpdk.org/api/users/319/?format=api", "username": "fyigit", "first_name": "Ferruh", "last_name": "Yigit", "email": "ferruh.yigit@amd.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20170928123000.1711-4-shreyansh.jain@nxp.com/mbox/", "series": [], "comments": "http://patches.dpdk.org/api/patches/29287/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/29287/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id B11801B194;\n\tThu, 28 Sep 2017 14:19:22 +0200 (CEST)", "from NAM02-BL2-obe.outbound.protection.outlook.com\n\t(mail-bl2nam02on0062.outbound.protection.outlook.com [104.47.38.62])\n\tby dpdk.org (Postfix) with ESMTP id A19FA23B\n\tfor <dev@dpdk.org>; Thu, 28 Sep 2017 14:19:17 +0200 (CEST)", "from BN3PR03CA0084.namprd03.prod.outlook.com (10.167.1.172) by\n\tCY4PR03MB2695.namprd03.prod.outlook.com (10.173.43.138) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id\n\t15.20.77.7; Thu, 28 Sep 2017 12:19:15 +0000", "from BY2FFO11FD024.protection.gbl (2a01:111:f400:7c0c::144) by\n\tBN3PR03CA0084.outlook.office365.com (2a01:111:e400:7a4d::44) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.13.10 via\n\tFrontend Transport; Thu, 28 Sep 2017 12:19:15 +0000", "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBY2FFO11FD024.mail.protection.outlook.com (10.1.15.213) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.56.11\n\tvia Frontend Transport; Thu, 28 Sep 2017 12:19:15 +0000", "from Tophie.ap.freescale.net ([10.232.14.39])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv8SCJ71u008785; Thu, 28 Sep 2017 05:19:13 -0700" ], "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;", "From": "Shreyansh Jain <shreyansh.jain@nxp.com>", "To": "<dev@dpdk.org>", "CC": "<ferruh.yigit@intel.com>, <hemant.agrawal@nxp.com>", "Date": "Thu, 28 Sep 2017 17:59:23 +0530", "Message-ID": "<20170928123000.1711-4-shreyansh.jain@nxp.com>", "X-Mailer": "git-send-email 2.9.3", "In-Reply-To": "<20170928123000.1711-1-shreyansh.jain@nxp.com>", "References": "<20170928113344.12248-1-shreyansh.jain@nxp.com>\n\t<20170928123000.1711-1-shreyansh.jain@nxp.com>", "X-EOPAttributedMessage": "0", "X-Matching-Connectors": "131510747555731662;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()", "X-Forefront-Antispam-Report": "CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(39860400002)(376002)(346002)(39380400002)(2980300002)(1109001)(1110001)(339900001)(199003)(189002)(5660300001)(68736007)(50466002)(104016004)(36756003)(86362001)(76176999)(5003940100001)(8936002)(50986999)(48376002)(498600001)(8676002)(50226002)(77096006)(81156014)(1076002)(8656003)(33646002)(189998001)(2351001)(105606002)(53936002)(81166006)(4326008)(2906002)(6666003)(97736004)(106466001)(6916009)(2950100002)(356003)(47776003)(16586007)(316002)(54906003)(305945005)(2004002)(473944003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR03MB2695;\n\tH:tx30smr01.am.freescale.net; \n\tFPR:; SPF:Fail; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BY2FFO11FD024;\n\t1:OVm8RBZT3X090+N3DqtxPtOKBDPHcTAsceiFTK9Hk5UuEjVXu+TTrUwUvHuAGitNsccNnHEu+oxmcYrzyA/jIGolzKcJi0SCD5CX5krwLraD0+YF172ghhdFQigyzJ+2", "1; CY4PR03MB2695;\n\t3:91gid7a6boUfhaaXSkhqaX3lCBnhmgoim5HmmNTrwrAFeVVldTO0vPUd3rT3ZtIt3dH59aCfIGGdppdbKL9mCk3cXCosrGRJWgCPLtGcTe7G/GZ69zZ7ZpWAh2gzl37aBcpz4BIbOxO6i7X7mMvs9uLh4dgXJjOvlRt5j3M9BUBIqrf9vbU3A7xGn7WsQ/PWwEWUozAWLZdkxP6R09u8QHtfxWM0DKh00saDFMH9aonQ10/X2edtjagk+Lt+REJuLCJizlR3Oifmjl8a3kGLQKUvXXp0VA1oR+NHc8dK+wsK6nxyHB/0u14Ev2aDVhvYzuZhd2VCVrYbUCRz7ENv/m8CrjbeK9UAuFnTYlnzytU=;\n\t25:q3hK1K1ydNDNMTJz++0PDB5u8TTXmRINgBWtMEda4sz5mNN0WC3HWSjQq/wPpcWAP4+XAMqf7eQUjGv01WV3RH1AgWyfNDxyvs1P3eceE1phuMs0g3qVd9GF0opkbFYjxn1PrW+LBalx1i1ZtBjYBKzYlkhOuw9p23d8S1qfjhEwr1JtRYAAQ8cifiKkAgXwKTBZ48tExI6jgXKkIduw8Mv4YxLMBQ2/rqsxqrBVT+PfAD7i8ui9ybclql2kqYCZM2jq1TgMyQiey+ohoTOvUz6wkUjDx8+9HpuVF9WtOCNPnHwfXbaOF2dMJS5o3nwrFM62LO5TPlNwDiZr6d3zSA==", "1; CY4PR03MB2695;\n\t31:XshF6FBddxebnUX7FGAyk3VmJMl0nbvf4xv+xFWp2daGHm9aTsybB5PwyltDUzVcuK37Fs9LyY4ot/zcSmZ3C9zPQKK3GVUEPzc3hNL3eMLZvHrGn4M0xdfvl4lK+PGEt94LPI1AKeoqSsvPdnnDHUaLEpptUgKbHPpqUuQD0HQl4PKcSqC+PcoCNppuK+v8RRDvUaz8L9ewqjtQIjIv9gl+L5LipMvKjvWzp5Th2sc=;\n\t4:eEZp0eLgaGZpvX3bAMTBzNelg5vCm1A7lD6fBt5t5k1oUpOWq+IL2ObRy0dsmTbHYmTYEDI3YZiAgT7Gy4Bj3Pvkm0yKHYZYwlKBCpa+jAXeJPbAMVEzKWA4rY42eVtl/0iEZtpvBGjRHf+Cg/xkIwXxPtFqBVvRg2y/mXsT0BF3ZCeMiUSVsuUWyoTHcNbtWz07yElWSdhRbClVIc6bq7nt3MldqwIRbkwUbFskW9oZykjcCtptpyQc5BOhHq2miX0CvVSKXqquSVyfI4plyPIfjXLIG3j8eAzGpHKFXo4=", "=?us-ascii?Q?1; CY4PR03MB2695;\n\t23:83cljdaKDR/gVW/x4WMv4hWvdeP1t42X9OSOMUbyX?=\n\th1yyCsMNSYh9QAM4jWE2r+38d87OJkXSUSBPdF+h7VvvNj13vkAs9AtMs+nuzUXWatl1aRiUlyonspT05ZYBSBooojD7uwLY3J0kYNxvHl0M9FKlociwZ5bEGhYjCwrl8V0Qcjs5VbgOBZlHxvM5MsXFLvvet6MKtMfUdPBDyG2uX8h+l+lG1YUK95k9ykbrpUk8nDCTLfKNU8aDRdhGXWkASLY/7EiU1cJIJSQIndcEyK5ZhRtsVg2hUgl22ONoRiT/16XXEcJ/Cv39HCHBl52fRvR0tc07pdO+b/tO7ibgOp2/AB0SWNcOBxVDn0NkOgMcHiHPVX07HGI56DAVayR55aHp09YKswKzjvgQjqKHCn2fGIFVFahjDnb9X2GqmVtBJrT2oD/SXvcgkrD+54r8wq7eYlGbkoqD2bmFwXJcRqfb5XxYW2LDm3KtFBhLAX6TpKwdKUx2rXCONEUTqPX417H4cTOXT4t/uHusrMMZxp/etipOWdRgQbOIFQWbF9yplyIzC5qk22Fm7QkrQN+AvgOS2srhnsahVhKVJf6FN/PdRagl8v99sxLb8Tb5EwhW4tktsFDpceIhSCVaiXoq1100y2dNupuXufmyXSqrm1Of0mHcizX//Ql5Za5mXd3X7v29W26UjZIILwEMgXy5/CE5ucf3mxDP63SzvyZwi5ZLPDBRzZHSjHzH8gOJYslYey2llNBh5n+Zt5dZsMFHnRuj4H0+6t9fHtIJgkJBPo6A9RiQwFVxhmNA5hVM2yQbVhu9xAbFPe0alQmQpC7k35narPI/GABsxG2eI6Q16suZ7lrvdFUMTF1r+DFGytkdYyA66cFGcSvDSJE01+WEZsI39BoWjAvtosip19eLTI/rK01e6FKIFdmmXLb656rL1etfGGDtjfE/ItHWwb4v5FtDxkOBUIubwSBjRHspSMyjgbjbcDpwAJUJnLS8/IpJB7TAa/49T8i+QfjQX5YUCunVN2Hq0OSiJnEdHwd4Ytrj3tJKtvnmkrRqZXNRRyNI8IhAMD8UojKsfbLiMIL2gmSi4WHOXVpE1y1aA8BpHF7uILs2+Ev4wpPY+mZ9wu7jrxcKHc0KT3oy71B8JflaLUdzTS/eY8C5q9uIXtzWxBWJ8wPyaGmdCoUidZm6FEf71wfFq//T2FBNALmvWEX", "1; CY4PR03MB2695;\n\t6:LBF9MazNgX0QKlJ+UYLuhegQJMAja6KOBr2M5LOhxyvFfiodXuCHlmr8kc/sDe5fZ34t4YbUOsysOzJTjwsX9oPsoEcIoTyRa14kp/f7GvydsBKpKJTCqWqiE9D6tRGlUV/1WIfxAwvdwm6isHXOGSInfGbizYxEaXpW2m4DiadypEbtbhZk9ag0ury+2WBkt0FLROWWgoNAXWJmd8RnQ1jldKx4yVAvI7m8ydHieHzX0z6PODC6BAOln00f32JYPdRAMfU5BYlh+4otj0YQ4GNx7uxjH/Tp4vXe/q2VvfSnernKjo/XcAgpvmDbtsBum/VNkUrZy4tFxzm6a1DlTQ==;\n\t5:AKK4k1tZ9Ly0YhlucCUI8rY8jMVFQ34VwBu4kJDQTi+rySFdhS0/o8ShjM9QQASAm69H7mwYa326mfvH3wM+4a6f5oZ5MG7+j5ypW8GQlrKk40QqkKzNKBN1PaHlrPN4RWlJLOIeg5xXqIOyJD+u7w==;\n\t24:Kow5WGWQzXUBivb+m9hYdSP1CgFYMsPrri7oBlJg7jU5neUS3+uWyOdno+PYI6xlS+hISs6CEOSqBHJoE2DLlyb3hbYnxK0hz2v0gSsS968=;\n\t7:JymgUGPk5mv3eIfTCnWqsAzA/OnA8CrSh0WA4Yp20s/SlCEXDxWWKji0NJxEd3c401SFJ1eHs6kKSQnOrsGZvl6ZddxN4aGKmNMPqJBb+GIqNE+hWHUr8TIRcg2A4DI+kd19F5viMo2iSoe3QqhVnaFJG57N2kR9RuwlYPHrLqvNV+glnL65FX8eRWDJeroQqQmy/LSINUetjFCQkBevRvfi575Ci3s/0iqQq9KQF88=" ], "MIME-Version": "1.0", "Content-Type": "text/plain", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "5abcc835-fb63-4e7b-98ce-08d5066b22ab", "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0;\n\tRULEID:(22001)(2017052603199)(201703131430075)(201703131517081);\n\tSRVR:CY4PR03MB2695; ", "X-MS-TrafficTypeDiagnostic": "CY4PR03MB2695:", "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197);", "X-Microsoft-Antispam-PRVS": "<CY4PR03MB2695126FEC6590F9D2CE8AD290790@CY4PR03MB2695.namprd03.prod.outlook.com>", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(2401047)(8121501046)(5005006)(93006095)(93001095)(10201501046)(3002001)(100000703101)(100105400095)(6055026)(6096035)(20161123563025)(20161123559100)(20161123556025)(201703131430075)(201703131433075)(201703131448075)(201703161259150)(201703151042153)(20161123561025)(20161123565025)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);\n\tSRVR:CY4PR03MB2695; BCL:0; PCL:0;\n\tRULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095);\n\tSRVR:CY4PR03MB2695; ", "X-Forefront-PRVS": "0444EB1997", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "28 Sep 2017 12:19:15.3859\n\t(UTC)", "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.168.50]; \n\tHelo=[tx30smr01.am.freescale.net]", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY4PR03MB2695", "Subject": "[dpdk-dev] [PATCH v6 03/40] bus/dpaa: add compatibility and helper\n\tmacros", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://dpdk.org/ml/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Hemant Agrawal <hemant.agrawal@nxp.com>\n\nLinked list, bit operations and compatibility macros.\n\nSigned-off-by: Geoff Thorpe <geoff.thorpe@nxp.com>\nSigned-off-by: Hemant Agrawal <hemant.agrawal@nxp.com>\n---\n drivers/bus/dpaa/include/compat.h | 385 +++++++++++++++++++++++++++++++++++\n drivers/bus/dpaa/include/dpaa_bits.h | 65 ++++++\n drivers/bus/dpaa/include/dpaa_list.h | 101 +++++++++\n 3 files changed, 551 insertions(+)\n create mode 100644 drivers/bus/dpaa/include/compat.h\n create mode 100644 drivers/bus/dpaa/include/dpaa_bits.h\n create mode 100644 drivers/bus/dpaa/include/dpaa_list.h", "diff": "diff --git a/drivers/bus/dpaa/include/compat.h b/drivers/bus/dpaa/include/compat.h\nnew file mode 100644\nindex 0000000..42733ae\n--- /dev/null\n+++ b/drivers/bus/dpaa/include/compat.h\n@@ -0,0 +1,385 @@\n+/*-\n+ * This file is provided under a dual BSD/GPLv2 license. When using or\n+ * redistributing this file, you may do so under either license.\n+ *\n+ * BSD LICENSE\n+ *\n+ * Copyright 2011 Freescale Semiconductor, Inc.\n+ * All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions are met:\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in the\n+ * documentation and/or other materials provided with the distribution.\n+ * * Neither the name of the above-listed copyright holders nor the\n+ * names of any contributors may be used to endorse or promote products\n+ * derived from this software without specific prior written permission.\n+ *\n+ * GPL LICENSE SUMMARY\n+ *\n+ * ALTERNATIVELY, this software may be distributed under the terms of the\n+ * GNU General Public License (\"GPL\") as published by the Free Software\n+ * Foundation, either version 2 of that License or (at your option) any\n+ * later version.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\n+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\n+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\n+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE\n+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\n+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\n+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\n+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\n+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\n+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\n+ * POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef __COMPAT_H\n+#define __COMPAT_H\n+\n+#include <sched.h>\n+\n+#ifndef _GNU_SOURCE\n+#define _GNU_SOURCE\n+#endif\n+#include <stdint.h>\n+#include <stdlib.h>\n+#include <stddef.h>\n+#include <stdio.h>\n+#include <errno.h>\n+#include <string.h>\n+#include <pthread.h>\n+#include <linux/types.h>\n+#include <stdbool.h>\n+#include <ctype.h>\n+#include <malloc.h>\n+#include <sys/types.h>\n+#include <sys/stat.h>\n+#include <fcntl.h>\n+#include <unistd.h>\n+#include <sys/mman.h>\n+#include <limits.h>\n+#include <assert.h>\n+#include <dirent.h>\n+#include <inttypes.h>\n+#include <error.h>\n+#include <rte_byteorder.h>\n+#include <rte_atomic.h>\n+#include <rte_spinlock.h>\n+#include <rte_common.h>\n+#include <rte_debug.h>\n+\n+/* The following definitions are primarily to allow the single-source driver\n+ * interfaces to be included by arbitrary program code. Ie. for interfaces that\n+ * are also available in kernel-space, these definitions provide compatibility\n+ * with certain attributes and types used in those interfaces.\n+ */\n+\n+/* Required compiler attributes */\n+#define __maybe_unused\t__rte_unused\n+#define __always_unused\t__rte_unused\n+#define __packed\t__rte_packed\n+#define noinline\t__attribute__((noinline))\n+\n+#define L1_CACHE_BYTES 64\n+#define ____cacheline_aligned __attribute__((aligned(L1_CACHE_BYTES)))\n+#define __stringify_1(x) #x\n+#define __stringify(x)\t__stringify_1(x)\n+\n+#ifdef ARRAY_SIZE\n+#undef ARRAY_SIZE\n+#endif\n+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))\n+\n+/* Debugging */\n+#define prflush(fmt, args...) \\\n+\tdo { \\\n+\t\tprintf(fmt, ##args); \\\n+\t\tfflush(stdout); \\\n+\t} while (0)\n+\n+#define pr_crit(fmt, args...)\t prflush(\"CRIT:\" fmt, ##args)\n+#define pr_err(fmt, args...)\t prflush(\"ERR:\" fmt, ##args)\n+#define pr_warn(fmt, args...)\t prflush(\"WARN:\" fmt, ##args)\n+#define pr_info(fmt, args...)\t prflush(fmt, ##args)\n+\n+#ifdef RTE_LIBRTE_DPAA_DEBUG_BUS\n+#ifdef pr_debug\n+#undef pr_debug\n+#endif\n+#define pr_debug(fmt, args...)\tprintf(fmt, ##args)\n+#else\n+#define pr_debug(fmt, args...) {}\n+#endif\n+\n+#define DPAA_BUG_ON(x) RTE_ASSERT(x)\n+\n+/* Required types */\n+typedef uint8_t\t\tu8;\n+typedef uint16_t\tu16;\n+typedef uint32_t\tu32;\n+typedef uint64_t\tu64;\n+typedef uint64_t\tdma_addr_t;\n+typedef cpu_set_t\tcpumask_t;\n+typedef uint32_t\tphandle;\n+typedef uint32_t\tgfp_t;\n+typedef uint32_t\tirqreturn_t;\n+\n+#define IRQ_HANDLED\t0\n+#define request_irq\tqbman_request_irq\n+#define free_irq\tqbman_free_irq\n+\n+#define __iomem\n+#define GFP_KERNEL\t0\n+#define __raw_readb(p)\t(*(const volatile unsigned char *)(p))\n+#define __raw_readl(p)\t(*(const volatile unsigned int *)(p))\n+#define __raw_writel(v, p) {*(volatile unsigned int *)(p) = (v); }\n+\n+/* to be used as an upper-limit only */\n+#define NR_CPUS\t\t\t64\n+\n+/* Waitqueue stuff */\n+typedef struct { }\t\twait_queue_head_t;\n+#define DECLARE_WAIT_QUEUE_HEAD(x) int dummy_##x __always_unused\n+#define wake_up(x)\t\tdo { } while (0)\n+\n+/* I/O operations */\n+static inline u32 in_be32(volatile void *__p)\n+{\n+\tvolatile u32 *p = __p;\n+\treturn rte_be_to_cpu_32(*p);\n+}\n+\n+static inline void out_be32(volatile void *__p, u32 val)\n+{\n+\tvolatile u32 *p = __p;\n+\t*p = rte_cpu_to_be_32(val);\n+}\n+\n+#define dcbt_ro(p) __builtin_prefetch(p, 0)\n+#define dcbt_rw(p) __builtin_prefetch(p, 1)\n+\n+#define dcbz(p) { asm volatile(\"dc zva, %0\" : : \"r\" (p) : \"memory\"); }\n+#define dcbz_64(p) dcbz(p)\n+#define hwsync() rte_rmb()\n+#define lwsync() rte_wmb()\n+#define dcbf(p) { asm volatile(\"dc cvac, %0\" : : \"r\"(p) : \"memory\"); }\n+#define dcbf_64(p) dcbf(p)\n+#define dccivac(p) { asm volatile(\"dc civac, %0\" : : \"r\"(p) : \"memory\"); }\n+\n+#define dcbit_ro(p) \\\n+\tdo { \\\n+\t\tdccivac(p);\t\t\t\t\t\t\\\n+\t\tasm volatile(\"prfm pldl1keep, [%0, #64]\" : : \"r\" (p));\t\\\n+\t} while (0)\n+\n+#define barrier() { asm volatile (\"\" : : : \"memory\"); }\n+#define cpu_relax barrier\n+\n+static inline uint64_t mfatb(void)\n+{\n+\tuint64_t ret, ret_new, timeout = 200;\n+\n+\tasm volatile (\"mrs %0, cntvct_el0\" : \"=r\" (ret));\n+\tasm volatile (\"mrs %0, cntvct_el0\" : \"=r\" (ret_new));\n+\twhile (ret != ret_new && timeout--) {\n+\t\tret = ret_new;\n+\t\tasm volatile (\"mrs %0, cntvct_el0\" : \"=r\" (ret_new));\n+\t}\n+\tDPAA_BUG_ON(!timeout && (ret != ret_new));\n+\treturn ret * 64;\n+}\n+\n+/* Spin for a few cycles without bothering the bus */\n+static inline void cpu_spin(int cycles)\n+{\n+\tuint64_t now = mfatb();\n+\n+\twhile (mfatb() < (now + cycles))\n+\t\t;\n+}\n+\n+/* Qman/Bman API inlines and macros; */\n+#ifdef lower_32_bits\n+#undef lower_32_bits\n+#endif\n+#define lower_32_bits(x) ((u32)(x))\n+\n+#ifdef upper_32_bits\n+#undef upper_32_bits\n+#endif\n+#define upper_32_bits(x) ((u32)(((x) >> 16) >> 16))\n+\n+/*\n+ * Swap bytes of a 48-bit value.\n+ */\n+static inline uint64_t\n+__bswap_48(uint64_t x)\n+{\n+\treturn ((x & 0x0000000000ffULL) << 40) |\n+\t\t((x & 0x00000000ff00ULL) << 24) |\n+\t\t((x & 0x000000ff0000ULL) << 8) |\n+\t\t((x & 0x0000ff000000ULL) >> 8) |\n+\t\t((x & 0x00ff00000000ULL) >> 24) |\n+\t\t((x & 0xff0000000000ULL) >> 40);\n+}\n+\n+/*\n+ * Swap bytes of a 40-bit value.\n+ */\n+static inline uint64_t\n+__bswap_40(uint64_t x)\n+{\n+\treturn ((x & 0x00000000ffULL) << 32) |\n+\t\t((x & 0x000000ff00ULL) << 16) |\n+\t\t((x & 0x0000ff0000ULL)) |\n+\t\t((x & 0x00ff000000ULL) >> 16) |\n+\t\t((x & 0xff00000000ULL) >> 32);\n+}\n+\n+/*\n+ * Swap bytes of a 24-bit value.\n+ */\n+static inline uint32_t\n+__bswap_24(uint32_t x)\n+{\n+\treturn ((x & 0x0000ffULL) << 16) |\n+\t\t((x & 0x00ff00ULL)) |\n+\t\t((x & 0xff0000ULL) >> 16);\n+}\n+\n+#define be64_to_cpu(x) rte_be_to_cpu_64(x)\n+#define be32_to_cpu(x) rte_be_to_cpu_32(x)\n+#define be16_to_cpu(x) rte_be_to_cpu_16(x)\n+\n+#define cpu_to_be64(x) rte_cpu_to_be_64(x)\n+#define cpu_to_be32(x) rte_cpu_to_be_32(x)\n+#define cpu_to_be16(x) rte_cpu_to_be_16(x)\n+\n+#if RTE_BYTE_ORDER == RTE_LITTLE_ENDIAN\n+\n+#define cpu_to_be48(x) __bswap_48(x)\n+#define be48_to_cpu(x) __bswap_48(x)\n+\n+#define cpu_to_be40(x) __bswap_40(x)\n+#define be40_to_cpu(x) __bswap_40(x)\n+\n+#define cpu_to_be24(x) __bswap_24(x)\n+#define be24_to_cpu(x) __bswap_24(x)\n+\n+#else /* RTE_BIG_ENDIAN */\n+\n+#define cpu_to_be48(x) (x)\n+#define be48_to_cpu(x) (x)\n+\n+#define cpu_to_be40(x) (x)\n+#define be40_to_cpu(x) (x)\n+\n+#define cpu_to_be24(x) (x)\n+#define be24_to_cpu(x) (x)\n+\n+#endif /* RTE_BIG_ENDIAN */\n+\n+/* When copying aligned words or shorts, try to avoid memcpy() */\n+/* memcpy() stuff - when you know alignments in advance */\n+#define CONFIG_TRY_BETTER_MEMCPY\n+\n+#ifdef CONFIG_TRY_BETTER_MEMCPY\n+static inline void copy_words(void *dest, const void *src, size_t sz)\n+{\n+\tu32 *__dest = dest;\n+\tconst u32 *__src = src;\n+\tsize_t __sz = sz >> 2;\n+\n+\tDPAA_BUG_ON((unsigned long)dest & 0x3);\n+\tDPAA_BUG_ON((unsigned long)src & 0x3);\n+\tDPAA_BUG_ON(sz & 0x3);\n+\twhile (__sz--)\n+\t\t*(__dest++) = *(__src++);\n+}\n+\n+static inline void copy_shorts(void *dest, const void *src, size_t sz)\n+{\n+\tu16 *__dest = dest;\n+\tconst u16 *__src = src;\n+\tsize_t __sz = sz >> 1;\n+\n+\tDPAA_BUG_ON((unsigned long)dest & 0x1);\n+\tDPAA_BUG_ON((unsigned long)src & 0x1);\n+\tDPAA_BUG_ON(sz & 0x1);\n+\twhile (__sz--)\n+\t\t*(__dest++) = *(__src++);\n+}\n+\n+static inline void copy_bytes(void *dest, const void *src, size_t sz)\n+{\n+\tu8 *__dest = dest;\n+\tconst u8 *__src = src;\n+\n+\twhile (sz--)\n+\t\t*(__dest++) = *(__src++);\n+}\n+#else\n+#define copy_words memcpy\n+#define copy_shorts memcpy\n+#define copy_bytes memcpy\n+#endif\n+\n+/* Allocator stuff */\n+#define kmalloc(sz, t)\tmalloc(sz)\n+#define vmalloc(sz)\tmalloc(sz)\n+#define kfree(p)\t{ if (p) free(p); }\n+static inline void *kzalloc(size_t sz, gfp_t __foo __rte_unused)\n+{\n+\tvoid *ptr = malloc(sz);\n+\n+\tif (ptr)\n+\t\tmemset(ptr, 0, sz);\n+\treturn ptr;\n+}\n+\n+static inline unsigned long get_zeroed_page(gfp_t __foo __rte_unused)\n+{\n+\tvoid *p;\n+\n+\tif (posix_memalign(&p, 4096, 4096))\n+\t\treturn 0;\n+\tmemset(p, 0, 4096);\n+\treturn (unsigned long)p;\n+}\n+\n+/* Spinlock stuff */\n+#define spinlock_t\t\trte_spinlock_t\n+#define __SPIN_LOCK_UNLOCKED(x)\tRTE_SPINLOCK_INITIALIZER\n+#define DEFINE_SPINLOCK(x)\tspinlock_t x = __SPIN_LOCK_UNLOCKED(x)\n+#define spin_lock_init(x)\trte_spinlock_init(x)\n+#define spin_lock_destroy(x)\n+#define spin_lock(x)\t\trte_spinlock_lock(x)\n+#define spin_unlock(x)\t\trte_spinlock_unlock(x)\n+#define spin_lock_irq(x)\tspin_lock(x)\n+#define spin_unlock_irq(x)\tspin_unlock(x)\n+#define spin_lock_irqsave(x, f) spin_lock_irq(x)\n+#define spin_unlock_irqrestore(x, f) spin_unlock_irq(x)\n+\n+#define atomic_t rte_atomic32_t\n+#define atomic_read(v) rte_atomic32_read(v)\n+#define atomic_set(v, i) rte_atomic32_set(v, i)\n+\n+#define atomic_inc(v) rte_atomic32_add(v, 1)\n+#define atomic_dec(v) rte_atomic32_sub(v, 1)\n+\n+#define atomic_inc_and_test(v) rte_atomic32_inc_and_test(v)\n+#define atomic_dec_and_test(v) rte_atomic32_dec_and_test(v)\n+\n+#define atomic_inc_return(v) rte_atomic32_add_return(v, 1)\n+#define atomic_dec_return(v) rte_atomic32_sub_return(v, 1)\n+#define atomic_sub_and_test(i, v) (rte_atomic32_sub_return(v, i) == 0)\n+\n+#include <dpaa_list.h>\n+#include <dpaa_bits.h>\n+\n+#endif /* __COMPAT_H */\ndiff --git a/drivers/bus/dpaa/include/dpaa_bits.h b/drivers/bus/dpaa/include/dpaa_bits.h\nnew file mode 100644\nindex 0000000..71f2d80\n--- /dev/null\n+++ b/drivers/bus/dpaa/include/dpaa_bits.h\n@@ -0,0 +1,65 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright 2017 NXP.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of NXP nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef __DPAA_BITS_H\n+#define __DPAA_BITS_H\n+\n+/* Bitfield stuff. */\n+#define BITS_PER_ULONG\t(sizeof(unsigned long) << 3)\n+#define SHIFT_PER_ULONG\t(((1 << 5) == BITS_PER_ULONG) ? 5 : 6)\n+#define BITS_MASK(idx)\t(1UL << ((idx) & (BITS_PER_ULONG - 1)))\n+#define BITS_IDX(idx)\t((idx) >> SHIFT_PER_ULONG)\n+\n+static inline void dpaa_set_bits(unsigned long mask,\n+\t\t\t\t volatile unsigned long *p)\n+{\n+\t*p |= mask;\n+}\n+\n+static inline void dpaa_set_bit(int idx, volatile unsigned long *bits)\n+{\n+\tdpaa_set_bits(BITS_MASK(idx), bits + BITS_IDX(idx));\n+}\n+\n+static inline void dpaa_clear_bits(unsigned long mask,\n+\t\t\t\t volatile unsigned long *p)\n+{\n+\t*p &= ~mask;\n+}\n+\n+static inline void dpaa_clear_bit(int idx,\n+\t\t\t\t volatile unsigned long *bits)\n+{\n+\tdpaa_clear_bits(BITS_MASK(idx), bits + BITS_IDX(idx));\n+}\n+\n+#endif /* __DPAA_BITS_H */\ndiff --git a/drivers/bus/dpaa/include/dpaa_list.h b/drivers/bus/dpaa/include/dpaa_list.h\nnew file mode 100644\nindex 0000000..871e612\n--- /dev/null\n+++ b/drivers/bus/dpaa/include/dpaa_list.h\n@@ -0,0 +1,101 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright 2017 NXP.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of NXP nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef __DPAA_LIST_H\n+#define __DPAA_LIST_H\n+\n+/****************/\n+/* Linked-lists */\n+/****************/\n+\n+struct list_head {\n+\tstruct list_head *prev;\n+\tstruct list_head *next;\n+};\n+\n+#define COMPAT_LIST_HEAD(n) \\\n+struct list_head n = { \\\n+\t.prev = &n, \\\n+\t.next = &n \\\n+}\n+\n+#define INIT_LIST_HEAD(p) \\\n+do { \\\n+\tstruct list_head *__p298 = (p); \\\n+\t__p298->next = __p298; \\\n+\t__p298->prev = __p298->next; \\\n+} while (0)\n+#define list_entry(node, type, member) \\\n+\t(type *)((void *)node - offsetof(type, member))\n+#define list_empty(p) \\\n+({ \\\n+\tconst struct list_head *__p298 = (p); \\\n+\t((__p298->next == __p298) && (__p298->prev == __p298)); \\\n+})\n+#define list_add(p, l) \\\n+do { \\\n+\tstruct list_head *__p298 = (p); \\\n+\tstruct list_head *__l298 = (l); \\\n+\t__p298->next = __l298->next; \\\n+\t__p298->prev = __l298; \\\n+\t__l298->next->prev = __p298; \\\n+\t__l298->next = __p298; \\\n+} while (0)\n+#define list_add_tail(p, l) \\\n+do { \\\n+\tstruct list_head *__p298 = (p); \\\n+\tstruct list_head *__l298 = (l); \\\n+\t__p298->prev = __l298->prev; \\\n+\t__p298->next = __l298; \\\n+\t__l298->prev->next = __p298; \\\n+\t__l298->prev = __p298; \\\n+} while (0)\n+#define list_for_each(i, l)\t\t\t\t\\\n+\tfor (i = (l)->next; i != (l); i = i->next)\n+#define list_for_each_safe(i, j, l)\t\t\t\\\n+\tfor (i = (l)->next, j = i->next; i != (l);\t\\\n+\t i = j, j = i->next)\n+#define list_for_each_entry(i, l, name) \\\n+\tfor (i = list_entry((l)->next, typeof(*i), name); &i->name != (l); \\\n+\t\ti = list_entry(i->name.next, typeof(*i), name))\n+#define list_for_each_entry_safe(i, j, l, name) \\\n+\tfor (i = list_entry((l)->next, typeof(*i), name), \\\n+\t\tj = list_entry(i->name.next, typeof(*j), name); \\\n+\t\t&i->name != (l); \\\n+\t\ti = j, j = list_entry(j->name.next, typeof(*j), name))\n+#define list_del(i) \\\n+do { \\\n+\t(i)->next->prev = (i)->prev; \\\n+\t(i)->prev->next = (i)->next; \\\n+} while (0)\n+\n+#endif /* __DPAA_LIST_H */\n", "prefixes": [ "dpdk-dev", "v6", "03/40" ] }