Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 25972,
    "url": "http://patches.dpdk.org/api/patches/25972/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/1498732085-18449-20-git-send-email-nipun.gupta@nxp.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<1498732085-18449-20-git-send-email-nipun.gupta@nxp.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/1498732085-18449-20-git-send-email-nipun.gupta@nxp.com",
    "date": "2017-06-29T10:28:03",
    "name": "[dpdk-dev,19/21,v4] bus/fslmc: enable portal interrupt handling",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "0b1161905c4436c627400cceb02d66b995613854",
    "submitter": {
        "id": 471,
        "url": "http://patches.dpdk.org/api/people/471/?format=api",
        "name": "Nipun Gupta",
        "email": "nipun.gupta@nxp.com"
    },
    "delegate": null,
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/1498732085-18449-20-git-send-email-nipun.gupta@nxp.com/mbox/",
    "series": [],
    "comments": "http://patches.dpdk.org/api/patches/25972/comments/",
    "check": "fail",
    "checks": "http://patches.dpdk.org/api/patches/25972/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@dpdk.org",
        "Delivered-To": "patchwork@dpdk.org",
        "Received": [
            "from [92.243.14.124] (localhost [IPv6:::1])\n\tby dpdk.org (Postfix) with ESMTP id D08C67CEB;\n\tThu, 29 Jun 2017 12:29:49 +0200 (CEST)",
            "from NAM03-DM3-obe.outbound.protection.outlook.com\n\t(mail-dm3nam03on0076.outbound.protection.outlook.com [104.47.41.76])\n\tby dpdk.org (Postfix) with ESMTP id 7C6AC7CCF\n\tfor <dev@dpdk.org>; Thu, 29 Jun 2017 12:29:34 +0200 (CEST)",
            "from CY1PR03CA0014.namprd03.prod.outlook.com (10.174.128.24) by\n\tMWHPR03MB3167.namprd03.prod.outlook.com (10.174.174.36) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id\n\t15.1.1199.15; Thu, 29 Jun 2017 10:29:32 +0000",
            "from BY2FFO11FD046.protection.gbl (2a01:111:f400:7c0c::119) by\n\tCY1PR03CA0014.outlook.office365.com (2603:10b6:600::24) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id\n\t15.1.1220.11 via Frontend Transport; Thu, 29 Jun 2017 10:29:32 +0000",
            "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBY2FFO11FD046.mail.protection.outlook.com (10.1.15.170) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1199.9\n\tvia Frontend Transport; Thu, 29 Jun 2017 10:29:32 +0000",
            "from b27504-OptiPlex-790.ap.freescale.net\n\t(b27504-OptiPlex-790.ap.freescale.net [10.232.132.60])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv5TASSbV002766; Thu, 29 Jun 2017 03:29:29 -0700"
        ],
        "Authentication-Results": "spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed)\n\theader.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com;",
        "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;",
        "From": "Nipun Gupta <nipun.gupta@nxp.com>",
        "To": "<dev@dpdk.org>",
        "CC": "<hemant.agrawal@nxp.com>, <jerin.jacob@caviumnetworks.com>,\n\t<harry.van.haaren@intel.com>, <bruce.richardson@intel.com>,\n\t<gage.eads@intel.com>, <shreyansh.jain@nxp.com>, Nipun Gupta\n\t<nipun.gupta@nxp.com>",
        "Date": "Thu, 29 Jun 2017 15:58:03 +0530",
        "Message-ID": "<1498732085-18449-20-git-send-email-nipun.gupta@nxp.com>",
        "X-Mailer": "git-send-email 1.9.1",
        "In-Reply-To": "<1498732085-18449-1-git-send-email-nipun.gupta@nxp.com>",
        "References": "<1495735361-4840-1-git-send-email-nipun.gupta@nxp.com>\n\t<1498732085-18449-1-git-send-email-nipun.gupta@nxp.com>",
        "X-EOPAttributedMessage": "0",
        "X-Matching-Connectors": "131432057726276043;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()",
        "X-Forefront-Antispam-Report": "CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(39380400002)(39410400002)(39840400002)(39860400002)(39450400003)(39400400002)(39850400002)(2980300002)(1110001)(1109001)(339900001)(199003)(189002)(9170700003)(33646002)(50226002)(104016004)(2950100002)(50466002)(6916009)(5660300001)(5003940100001)(305945005)(97736004)(189998001)(6666003)(8936002)(2906002)(105606002)(106466001)(4326008)(86362001)(2351001)(54906002)(81166006)(76176999)(50986999)(8676002)(53936002)(48376002)(551934003)(36756003)(85426001)(38730400002)(8656002)(110136004)(47776003)(77096006)(356003)(498600001);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:MWHPR03MB3167;\n\tH:tx30smr01.am.freescale.net; \n\tFPR:; SPF:Fail; MLV:ovrnspm; A:1; MX:1; PTR:InfoDomainNonexistent;\n\tLANG:en; ",
        "X-Microsoft-Exchange-Diagnostics": [
            "=?us-ascii?Q?1; BY2FFO11FD046;\n\t1:Wyc7hmXtwYioS1elLIWx62gbyQQU4OQA2HXsSbOsYC?=\n\t5OxqhmdB/DmKtvCwI1BJktvVJK11xIVKjNQVHnzzFcUjBOOzgwi1xHuWG5lw7ZrWRe1WLxMOnGN2AZTyLYADDAtqOa9P+nAUfKnX9sr7RYqFo4QRQd2eqa7eGoKCJlo73gWv8d67tAQeiUqAg8Pd8a/zKnTNnj6umyzMupuGKUfCRjyZmEFm7uMlLKgDJ08MHUGi5yvfS/KavF91dUBAHy5oXt11gSu+3TMG4tRRFKVfrx4CIMletr7qD9UWe7q8MG5BLZCCK/MWW9RiXtGPYwwBCCyCJVUP/WEVC11cA4rFN/u+WEoJPYXB0nsJxXbbFcY4IuOwjmeOD+BSu8iJ78DXqjW8Q9rrPpiqgXLfp+rAcEldGpKza3IzgnQjeB9Aj7h0J7nGULTuTQ25nyktb8T8b6L7bS0fg1cipjhsNhwrZI9eZpWW2Z6yrPOU5gK/dlveCPGmJ9HZb1F4G2FhTiJ4himmz5s9cNGOEoZw20vZ0YF1/lCdr8WsIE+ykm3pElHIkaNBNdTxfRUP4srWDvZkUcpHN2y4FfMJGSuYQReDvwhysWaw0BXBnu3fcYd6/pq+GCWp+ShUOThITW9S6nEYXB29lRgb82hz6c4CrE7FBStryZZpJ81885OHq+PDHCoznxUw158jH18Ij5vk6X8y7dbztiubN3lWoSRKmZZvqsu9BtJjUIG9OE5b9s2k/J6rl8D/Mapxl9HK4NcxGLlmOASlKz3Chas/kTje182eax8pICfbHQH01xO7ITXMUw6ayQ8kCvPp0Omj9cB24mg1F1+RbO4rNP63nIgp7aSsipZdRUBchp03i6MS1II5coAFANJfuKDWi3gU3nV12uNOAVa5LoEERZWjQK7uKh9ykHayUEuc0qFSlRgLhXozGfe+2wmAq+6xwHMyzER4Awezrtqt2piAzQef4sGVjr4GaC6266c3R4Jmregcw85lkdalJnfzHI+5DSiBh9H5n1zwyIaci0akfeV6S8b3JyPYCN9mv9u/OcANc+d8i01ClcFSaqz8tBbwhBDr35jVpQ7VFuWHQ0N33gTcOhF0YVmg==",
            "1; MWHPR03MB3167;\n\t3:Aa8zpoyWFba3vf8Hrmso23MYqKX+1Wt6ugrvl+LE1WbvWHaEBrXY1eqW1IFvlMhfePQ4ZQ900ltCuz/iWHEgl19F/xqp7h81BYtcFkr725TgkDTcJOJa1F8FCOrrU2hkylJH+XI9YUircyFNliUuuABNMwSdQyq2meAXL9D5OyF2ZJnDYBbvQvwLrXjGqb+GTKuqhYT71TMKfXMC5ta0Wc87HGkM0poUC2DR7/R2pgXdOZ1QyfEZRK00/wIII3LESiQZuKgA8VP1TwCyv17s7o1RSXFke/hgvpCm1u6Guve4W0sF2NtaYfgC7XruN78SrJHTb/bB79PdgXImd2G1dzGXjFpdcbSbsFWlG5oSzFrV+B2SYnLYAZNDEEq259Cj/EVjt6hJXu8gzXjg991FmCW/geJHgpme1vt590EQL4zxueFQ9qmfLwbfiJloyGPgLfh1ygu0MSfi10yTn1D/7pV/B4lZRsrM+SuxmiqPOLedCMhOHZFg8JdSWXBz/ujhfWIL8UUniBxVbeZjO+wvgsZ8vWqE5wgVYOxgDTiqwd4gyy8/aHWiKDR/6Am76cbkU3miW6ilFYQrU8co5r64ZjMICkUcLxexw5q65vi9l2yTKSrFMGotapRVF754+Ul2WFSw66YTTPcYe/KTakz5yIC1uWwUdH3Gc3jl33VH5q0OLRXISCqfKU3pfhVjxuUQCTVoDvhUEgQynIrdR/ZdRtH+oik3H8sXbBiJXFSP5MiZ+u17TZxrVj66N9srx3NPAhRMFXaXeLVq8NR/fyrgo4vIUBstp8ryy7KXYSozX10CrSipPcJjzbmYfM6URiac91UYAeJbIQOVeT8TUkTc7g==",
            "1; MWHPR03MB3167;\n\t25:68/zRWPLNQrmOCaaTSCcmJzec37BSJ3+TUShTrAXjit+x0zBA7X/svDDRo/BKOPQdbLM47sGlqQVoeCKtbiimS+U9Ehxv2/Uq2/9w5CtHby9LcyAPaMGDnIh4zVCytAyOpGuDZWAG9FxuTv3XoR5ateYmbpvEVUwOQQu7Xyg8qdsbOYRuYZMKKhzwFd3+DnUN84BLtDVpVAU5KcO75owyKhC9G0DK+yvwy461RlVBWGaVv7reIfl+QGlCqgZtQSdbafau3PplV8LP/NcDXgDaGFdWi2hT+t5F39i2iY9lqo2DD98Kr7KZ6EiRsf+UH9GQJf9j5kKjTMgxmBxkEZ9/xerhUfr3vW0/tBrMtmy5KuzD6Kr/euL+HLt2UXblHEkMHjozVd5PxwiN7yFBUlo7vxprH9KC1Gu3VGIe4LGXbO+F9sSyI6KLCz0OiqXdwl+ATaMY4/5pLotMxHx/YRnMdegrPX5d2guXcby0ZShy0W8Jbo4UEPqWhg5bL8eDOUkAujJdkAoI3qxGqwT1uuSj1BpBYX/DcNB0fA0+EC8KTdwx1Aamkughhk5pNeheG6TXDgb4DD4WQsQeQlrH+ZS1nEPcOIsaZHgzcainIkSoI05KsFAOWFMmxJljVtTKqxn481LrGhv2RXTxeh8sCAn93DyziGAjvsh3g3zr9z+svv6tCblL02hbU916v9vKpQn/t4ywdxh6Aq7UlTgi67IyMCmpGlYSs+EUwZIxOO9oB+8nNZ4aP/vUGNehc46PsaWVHDpu2tqldC+uxbiVfig8jxUNT1pFzwdvfHkvsBb4A9VgPNhLceQ4aDcdPH4Y9E+tjfY4VEwS/KLUzryzuJdZuBHh7635YZn4R96J6wofT5ullu6UBgJaBlMQGvxmlvM/izXFbI8l5drNtQg/wKe8A+0hl8gzTZkDBTz2gMHgEc=",
            "1; MWHPR03MB3167;\n\t31:QnRr4OS8vy4qiHNyNMtwjeGq4KCRpM85CuSCsHJvdfhuabAAdoXf7v+/bI43cmUoRQtD122fBYkAww8IyGICxCqPbbDh1MCq1ylG7cXyknjmzAzKI5f8p97TQwxJUxsKo+zuE5v61vkg5j7HueJiWgnnd9DluCtidSC9tT54HQmxWDPcNi0ueBcazwtASdMw6c/KWUXe7eRytBH6r8Qzjj6fJlozEBrAr6Bev8N2CFG4MHgybnBYZ3/HUoNLNnaxw9tucmYOgPlDlgmwDtB9UKVON6dcQOhLMGKiJHh4r+ZyR+4Ajf8aNZzHuIL81sxYFeEcdzyK6pdivhxr1hEtrbBdvxBp81D4FjSxz7dc1F/PENUFBQFs6r9bn48vUSSnn5hd6zo0rHXMrFgAfLkDknaMNg7jTxkuYKG8duOkbwCi10t5Gu02NfcWRnaDSO/vMOwZU9cBP410wVwaYTkPd9slSoinYdKX5T2bZOPg/84EweRmYAgBGQG71sqHcAgn7zSm54O2uK75+ykK2zFQLtaIGI3XRV4u5oFXTIxmt9BPKzA9HNwaU+q6PNfs1DoOpxumHWzbH96uHX865jCqhr9eVnezQ5LFZs8RIWOUFE4A8fAARrW6BhvAjk4hpeyPQR5TrniWQ8L35wWtCl6CMrrii7JQAF4tooU1h/KIYSI/GIc73kSjlMcLxQEE/yOqG3J/9mpX4ECbqG5UKjx11A==",
            "=?us-ascii?Q?1; MWHPR03MB3167;\n\t4:4Wf1YOD78grvPTOqjMQx0gzcsEueDJKeG7XjWWgq38?=\n\tcUxt7cVvj24y63UDf798IPBJvQaYF0TbsQF1m77KKRBM5jF928LFovkv5AP6+LS9fAUmpfEmAog8HE1+IJ6Vj0i04Pmoi/iyXoKctlW1Dmz+Xfte0YvFbwPp97bQoZsBgpswnrVvFAevJ++yi+3vBAbWKX8hTfh00VdzRrgSEoSCmN84GR5avODdActZFp5n8QH2kJzhq2uaROn70UuGeGB1bRsISRYgPfeRCCeWX+wKH8uqpY0r4wI7fyMKQap1wG7jwF3WD4MN7gCQOa7SHV7ZxdqQfmeXXm9eUpAdmEz4irhT631CP3h/Xa0Mg4GsA4JGWGxP2STPRviX3YAjTA9grZGGvTyOG1cgb+xffsaIfp/Gx3D63t7AyatbVmLUXQgYSG+eBJMvVSrko2e/8cw2bjvkMHvNlbBIY+jytUZFiPRAK5EKtKyCbkgZvNb/J7ka98EJAo6ny1DXcKrHacHNZe9ZB1jKdndWHzYBLDioZToshXHVY86CvrbrE7JTjM2QFdtZiw0jHCtQFr/gtclDnqqVOXK/Ijf8ZEAMugDYMmSI/78daDrwu9JR3sKZfQUfc499/HhQp6RTRrFxsTqeVVK3DFwx476U43bfUXHsWUYd9Txwa6lyydEo20lVsUofhK6k70GFNEMLnSWWO98eJ2GqWLD45S+t8PYBW3dnJm6xNKNRjYj2GpfUqy0vPsw8iPqhTrJWIKBYztgTycNZ0rGtD40KUl9S+rk29mh3dIE3F0TIuk17iCHf3HIjCDVevGhkkdGq2YgkI12Hfpq56YOhuID5FyGAc2wDqQ1aEUgFEj1aVJT9FHiicBSxQdDc3y8MMC3lKalZhYFbM1fsrhyqzscUUAqHhk6pNANV1EU8EBPWXbjHr+RIsd9K+Dpr3bcsmLV1FstiBU3Alje9IrOum6spDSC6GTLXqKn6E3Kj0GNsC8oMlp5QCaa7xc0gFYUzS749xK4UgtCca9NDrGESQDykOfQ6xoshaKDZYh47rbPP7+FxfCiW/s3Fm5PUDVTWFLtYGgtGi7nqPIoO93ijj5XPHHL7eBdSNXwZZX+bYTwP4eYK+MA/2HnuXjth2ko/aNtj0hiYxvStOTU4qbfjdsuvWZ1nb4JxEFSOVfXbnMtd3ymqX7l0vgyOHn+O0gg6m4FV9goPOt5eea0AEfZV/qJXNP9i5SYKs7PQ3ON+wU3okQgTBROM3v6sQF9xidBJ8V+0+2xjTztnCmQ7WOGZTZ/i3OG/AeMfeUXMbIUs3HN2af/QRqvNDy7lnhKPdBgbjzSffFLM+JfZEt",
            "=?us-ascii?Q?1; MWHPR03MB3167;\n\t23:AlNPOMyMGATXc6yz8k5j6B41ExpDGCyk6BXJ4ke0D?=\n\te8ofzHKBDhcbXJgsuU2wIuVvRs+4ULdDezSIWcjuRisAE38cu9XTJrqZwA8jlygx0P1+3EgyxUdbPgYlG/F/iiRxtQREOek5Qds8GZST22mcZ9j0lTHoXSLaEoA2Jb297FmSUVz3Z9hk4GarNrNJ/miFATp3UXJtyJ+Of3xDZ1cQMnuov2A629eEFY4wqCKsZuRyeSROk8mYMoAacRbh91pmSp/yf+ULZ9LfxpvQR2jHYHFuW2+WHNFFe2t12w0pzzhpeduw1H+Q5HDG7jEJvRq91U0mJM4jwKWqna4h43j54rMxacoDlVzi+U0r8HqdB08VEFdYpuv22d5IMpBi5hq/PHLH6xbFE8fscp4hyNcwK7VDXw1WhL//NIh5pN+t5qd7gyEZ2QjNRiEHup/3yM31akLVk64mdNw++1lMnD8m0YvHuMo5+xlyF2hOM8h2pJr1+vbrOCyd8MYrRf7OEIZX9fafQd0nGWwQONoVzxSTD/gQyDunQ0fyo1TCd4MMutfjHq8sSD5T7g2L5NlIQnUeZAODvTLgTkzLdFTW+Sx1PkRqZz5Pp4BpaTX78foEPJ5nTiFwCk6yUn+antpIu7BXcZ7t37k8Ewpp1Gxi5mqOXN3fJLxf+RdNdtzhEUYhdlNV5bldiaUS0jrnXu4Ifz8oZC8DgEHE+ivbGGRZFCfhkDNvawfzRaBZSHdU88BBKgUxRDkGg+ySPn5mno3bZWXSCWMXdw0uDqLoT6c11RjGWzEe4CkVBsbN5IukOKVB44hqvaeHriKVxwur6MKVrjqKAF11hMp5ClaORS+d+J99ukjbfSRe8lQQvYcL1c3LhslquwmHEi1MjcpG9tGX3nYxrV1i0UtPV75z2Hj4YMjQ1aIGhp4dF2jBPhDG1qGWvnkuD9vWGAhErF3bMdjux+t6vUSO5YdwFNMNe6O3C8RWlkIHS1Wj3CvdW4RLjh9y0z0kbxhdhDoOfDvaayzLtRJ941gYAY4fsFXBFOswGsUNTemfCXkF6KsJPuN4kI/ynsqQqjD9nyG+6gkYHmDFrxEYZavJlwwLYVe7SE8od/AIHCj2ggvvSvPLgt+olE5DFKiEhrMo6zJtduQo2DGpP0kMp9CMzCfCMWTxajGfnRRtfUc1b6swcvt4n2lFuVT3VLJrYtklb9tLGbi1TWKOCqWhEqe+L+du+oWN1+aMCvMv/RS7GB5zx+uTOO83BXnUgVZWytHd7FJB0RfUVZDg6naL6ppxbjxSfbibmopEROfhQ==",
            "=?us-ascii?Q?1; MWHPR03MB3167;\n\t6:bBN7nOc6noNqGz3V90bP+yhKcAISxaOxizaZOrMieJ?=\n\tBMneECh3/8vFkPtzNchme7bMj3OWwkKYorlzRExMiRyhw9+b00gZZsfXbomaiKi1obaq/7ZR0/HOGLWUFswwytgNv1YMCPo9EDwRDZK0H51Gnl9hejZ3/d2OdxHHxg0PT6NTafEtWGLi+UYYgoZUD4ld7dQM8wyNVz/iFMWROCWvtVpwbSyPwP+9ZcKdmeOirxUqjmuNEUJOelvjBUnVQmjsJhbIbRn7GlTl5YTalxc3tfflve5b+hDQK7ABvWNmN1gjC3LSKHZDyE6QKOgC2UYU8ybvj9mvtYepyYhft9m/t59DIfavkfJQURITOmusea6BHQ6R4dkA/vhubVcnRK+gZIW4kM69NuHfpoT+gWwj+tkT+WUPu6vlHnsT4zqehdAvGHLvW7AeuozZyfzQPrfKcH2K3rB50vuueTfAnZQIlQwYVkEYxaJl5kaGNJcNDozfFaOv2Z6rTYQQqqJBEpM97fCz0sQ7rXfoGTQOWcJmavjKC/i9IWPJQ9nIQ7PAjsEbRsDEq5EwfJT0fPyYaTMmBTKuGZS5CocSpoPslrwTVvk5GeQrU9Zj99yoqt6NWgDCpZO21cJg+UYwm7ensK/HYcVzTKE6lE87p2WtvVKETlN95Vmt/vMNMWEDjpvx7GcqHsoZf/A/Zz0irsi5HQakNHQzgfw+f51cPsNK+uEYs8yIecH5j3oTErMuMc10i4k7WlNnANpURQLS2py6YEvwU24l6tTZF6uE34nk3t8QXUDeekEWClaO2ADYwds/pV1GLn2kyn6Ac3rsRZ/l9cihtgYZYjlhKNxHHYpuNfF/eL5lERDRGX82o9FKrqN5lg3jQ+oPAz5OZLZBhsAD8P2pt17f5skMhRtNmqosA3uCO7pFMEAlUUnERBknUjTd32fwPmd/t+ZpJO+r3Ma6NJ9xAm3mk4Hp9578xiADIwxg==",
            "1; MWHPR03MB3167;\n\t5:RxAz5aG1B0/P0vHU85p6cXV/95fWK22Xly7n+iWWT4MGIrMj5NSOjrWR+ar6FBDGnoFo8xJcdwFJVEuTQoIjP0JBBg45ucRBUpQE4ZUQacaJvL08jiIuGpAlC4Haxh+eV1d/8jmCtY+z1cq2GCX/fr4GCTUX5juOzdT+jXSr1ztNMopdLuUVilIjr1sJ/JRbveKKSaflC8UguaMH3NGwjgmVNfXiieXJjXIXf9dgh178qZun/DIRLjlLrUKI6ewQYPXwWCXoxkgsZXM5GarRfsREpzIkvd9y6kCGjaD30GwF+Z0OCSF9+C/1tcceiwa1sUntvDaB7A7tGjnsE8BihQbiTix/xZ8r2GRUCHrWDdP5zcYE7v6LVwkxWx7SR/M5CnRf7cQqkBykiQc9Y+hp0HvdLxcCKvfLckRQGENAk6AD1tbzWAC+SHcgCnYmCNAHPqkDg08nlYRdaYEoP8/FDNy0ANOw8b9Bm/Vu7vTRvUTkI0NkvUvb8Iimk/dKYkVvJt0yONxvR3eSdpq3eLSr9Q==;\n\t24:y85Yo7I64PoS9R6z9WLxOso0E/D4U47HU7iQl/b5iHHLPFfSjJWQQwYjhhNU/CtrIy1Q7T6Lmu39wVxhPmvdiiFAhVLDd427d+lPAbpOF9w=",
            "1; MWHPR03MB3167;\n\t7:Q+brrLmnb2Tb28SDLsBux4BMuxW5vnKeayEJrD0TSlg1459em3L5+M0nMF0Ji0LLQrGsRSpzkweq2xxE/pUH4sSstDS2NFgN19Y33pCopK31LJd2HrwH8C3OY37a+REnm8KWVGoCOQDxBEGXeS5FCpeNCkbg6qUsebVAdS1RD68Ee00COHvj177g1ktb/SopZhbd1iuza7hNlkNAcIuTYMrx0yDvi3Ccw0ir+EoG+UtICt8ctVCD2FnzKzxfIJ8wsg+3ZmJCWeM7gQ5xuGkl2gwoEmWrDLSczEBh4icTBm8ROqEBny7OVAHOyW/sjsxqM7nFm+MMf+Dd3N9Ge4VKdqYuCAx8kZ/uHT0mGuEu1YVvbSjt6RWKHoyTalJ2Xfvau1ZJINcmOcWboqnCWe/PZPLXbtZ80HWkRd9qnqolE5g08LnsWX53jZb83SGK7PqI4RwjtdwedOwrmSM2hQzNzIgooZAcwClqOTtzD/dShmfF4LUjVR7fuKedFRHfXS3batApocIGHQXKONblAbtc+K2jz+28++iQEgzVTE7vac4bwCCIqoqGzbnC9/qhLW4YSwEo1UpX7RNyvjc0/qg8sOxTdOTi1SmNh1c0i4WZlxJtidLRbdgoeYktNXotTNB/TDE/cH7Etb1rwZwBAUaIhax99giJs8cRQwdhz/+D+ECpijd2i0EX9qe5RKTpnWdWT/t+YhfNZLI2fkM0Sz957yBVorW8kdRecfcyOHOZ9QO/x8oglShXvFsF4GHzMM1JOIJsNJEbduINOcqrRe5K+GgcHTeNXk8kBwfYeXs8fZg="
        ],
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "864b34b9-c126-4f76-91cb-08d4bed9bb56",
        "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0;\n\tRULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(300000503095)(300135400095)(201703131430075)(201703131517081)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095);\n\tSRVR:MWHPR03MB3167; ",
        "X-MS-TrafficTypeDiagnostic": "MWHPR03MB3167:",
        "X-Microsoft-Antispam-PRVS": "<MWHPR03MB3167A1AFBC6AAB758A7265ACE6D20@MWHPR03MB3167.namprd03.prod.outlook.com>",
        "X-Exchange-Antispam-Report-Test": "UriScan:(236129657087228)(185117386973197)(275809806118684); ",
        "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(601004)(2401047)(8121501046)(13016025)(13018025)(5005006)(100000703101)(100105400095)(10201501046)(3002001)(93006095)(93001095)(6055026)(6096035)(20161123559100)(20161123561025)(201703131430075)(201703131433075)(201703131441075)(201703131448075)(201703161259150)(20161123563025)(20161123565025)(20161123556025)(100000704101)(100105200095)(100000705101)(100105500095);\n\tSRVR:MWHPR03MB3167; BCL:0; PCL:0;\n\tRULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095);\n\tSRVR:MWHPR03MB3167; ",
        "X-Forefront-PRVS": "0353563E2B",
        "SpamDiagnosticOutput": "1:99",
        "SpamDiagnosticMetadata": "NSPM",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "29 Jun 2017 10:29:32.4404\n\t(UTC)",
        "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.168.50]; \n\tHelo=[tx30smr01.am.freescale.net]",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MWHPR03MB3167",
        "Subject": "[dpdk-dev] [PATCH 19/21 v4] bus/fslmc: enable portal interrupt\n\thandling",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://dpdk.org/ml/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "Eventdev requires portal interrupts to handle timeout in the\nevent dequeue. This patch provides mechanism to enable the\nportal interrupts.\n\nSigned-off-by: Nipun Gupta <nipun.gupta@nxp.com>\n---\n drivers/bus/fslmc/portal/dpaa2_hw_dpio.c           | 108 ++++++++++++++++++++-\n drivers/bus/fslmc/portal/dpaa2_hw_pvt.h            |   3 +-\n drivers/bus/fslmc/qbman/include/fsl_qbman_portal.h |  30 ++++++\n drivers/bus/fslmc/qbman/qbman_portal.c             |  22 +++++\n drivers/bus/fslmc/rte_bus_fslmc_version.map        |   1 +\n 5 files changed, 158 insertions(+), 6 deletions(-)",
    "diff": "diff --git a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\nindex 63378f0..5d53342 100644\n--- a/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_dpio.c\n@@ -46,6 +46,8 @@\n #include <sys/stat.h>\n #include <sys/mman.h>\n #include <sys/syscall.h>\n+#include <sys/epoll.h>\n+#include<sys/eventfd.h>\n \n #include <rte_mbuf.h>\n #include <rte_ethdev.h>\n@@ -106,6 +108,95 @@\n \treturn dpaa2_core_cluster_base + x;\n }\n \n+static void dpaa2_affine_dpio_intr_to_respective_core(int32_t dpio_id)\n+{\n+#define STRING_LEN\t28\n+#define COMMAND_LEN\t50\n+\tuint32_t cpu_mask = 1;\n+\tint ret;\n+\tsize_t len = 0;\n+\tchar *temp = NULL, *token = NULL;\n+\tchar string[STRING_LEN], command[COMMAND_LEN];\n+\tFILE *file;\n+\n+\tsnprintf(string, STRING_LEN, \"dpio.%d\", dpio_id);\n+\tfile = fopen(\"/proc/interrupts\", \"r\");\n+\tif (!file) {\n+\t\tPMD_DRV_LOG(WARN, \"Failed to open /proc/interrupts file\\n\");\n+\t\treturn;\n+\t}\n+\twhile (getline(&temp, &len, file) != -1) {\n+\t\tif ((strstr(temp, string)) != NULL) {\n+\t\t\ttoken = strtok(temp, \":\");\n+\t\t\tbreak;\n+\t\t}\n+\t}\n+\n+\tif (!token) {\n+\t\tPMD_DRV_LOG(WARN, \"Failed to get interrupt id for dpio.%d\\n\",\n+\t\t\t    dpio_id);\n+\t\tif (temp)\n+\t\t\tfree(temp);\n+\t\tfclose(file);\n+\t\treturn;\n+\t}\n+\n+\tcpu_mask = cpu_mask << rte_lcore_id();\n+\tsnprintf(command, COMMAND_LEN, \"echo %X > /proc/irq/%s/smp_affinity\",\n+\t\t cpu_mask, token);\n+\tret = system(command);\n+\tif (ret < 0)\n+\t\tPMD_DRV_LOG(WARN,\n+\t\t\t\"Failed to affine interrupts on respective core\\n\");\n+\telse\n+\t\tPMD_DRV_LOG(WARN, \" %s command is executed\\n\", command);\n+\n+\tfree(temp);\n+\tfclose(file);\n+}\n+\n+static int dpaa2_dpio_intr_init(struct dpaa2_dpio_dev *dpio_dev)\n+{\n+\tstruct epoll_event epoll_ev;\n+\tint eventfd, dpio_epoll_fd, ret;\n+\tint threshold = 0x3, timeout = 0xFF;\n+\n+\tdpio_epoll_fd = epoll_create(1);\n+\tret = rte_dpaa2_intr_enable(&dpio_dev->intr_handle, 0);\n+\tif (ret) {\n+\t\tPMD_DRV_LOG(ERR, \"Interrupt registeration failed\\n\");\n+\t\treturn -1;\n+\t}\n+\n+\tif (getenv(\"DPAA2_PORTAL_INTR_THRESHOLD\"))\n+\t\tthreshold = atoi(getenv(\"DPAA2_PORTAL_INTR_THRESHOLD\"));\n+\n+\tif (getenv(\"DPAA2_PORTAL_INTR_TIMEOUT\"))\n+\t\tsscanf(getenv(\"DPAA2_PORTAL_INTR_TIMEOUT\"), \"%x\", &timeout);\n+\n+\tqbman_swp_interrupt_set_trigger(dpio_dev->sw_portal,\n+\t\t\t\t\tQBMAN_SWP_INTERRUPT_DQRI);\n+\tqbman_swp_interrupt_clear_status(dpio_dev->sw_portal, 0xffffffff);\n+\tqbman_swp_interrupt_set_inhibit(dpio_dev->sw_portal, 0);\n+\tqbman_swp_dqrr_thrshld_write(dpio_dev->sw_portal, threshold);\n+\tqbman_swp_intr_timeout_write(dpio_dev->sw_portal, timeout);\n+\n+\teventfd = dpio_dev->intr_handle.fd;\n+\tepoll_ev.events = EPOLLIN | EPOLLPRI | EPOLLET;\n+\tepoll_ev.data.fd = eventfd;\n+\n+\tret = epoll_ctl(dpio_epoll_fd, EPOLL_CTL_ADD, eventfd, &epoll_ev);\n+\tif (ret < 0) {\n+\t\tPMD_DRV_LOG(ERR, \"epoll_ctl failed\\n\");\n+\t\treturn -1;\n+\t}\n+\tdpio_dev->epoll_fd = dpio_epoll_fd;\n+\n+\tdpaa2_affine_dpio_intr_to_respective_core(dpio_dev->hw_id);\n+\n+\treturn 0;\n+}\n+\n static int\n configure_dpio_qbman_swp(struct dpaa2_dpio_dev *dpio_dev)\n {\n@@ -215,6 +306,11 @@\n \t\treturn -1;\n \t}\n \n+\tif (dpaa2_dpio_intr_init(dpio_dev)) {\n+\t\tPMD_DRV_LOG(ERR, \"Interrupt registration failed for dpio\\n\");\n+\t\treturn -1;\n+\t}\n+\n \treturn 0;\n }\n \n@@ -339,6 +435,7 @@ struct dpaa2_dpio_dev *dpaa2_get_qbman_swp(int cpu_id)\n {\n \tstruct dpaa2_dpio_dev *dpio_dev;\n \tstruct vfio_region_info reg_info = { .argsz = sizeof(reg_info)};\n+\tint vfio_dev_fd;\n \n \tif (obj_info->num_regions < NUM_DPIO_REGIONS) {\n \t\tPMD_INIT_LOG(ERR, \"ERROR, Not sufficient number \"\n@@ -355,13 +452,14 @@ struct dpaa2_dpio_dev *dpaa2_get_qbman_swp(int cpu_id)\n \n \tdpio_dev->dpio = NULL;\n \tdpio_dev->hw_id = object_id;\n-\tdpio_dev->vfio_fd = vdev->fd;\n+\tdpio_dev->intr_handle.vfio_dev_fd = vdev->fd;\n \trte_atomic16_init(&dpio_dev->ref_count);\n \t/* Using single portal  for all devices */\n \tdpio_dev->mc_portal = rte_mcp_ptr_list[MC_PORTAL_INDEX];\n \n \treg_info.index = 0;\n-\tif (ioctl(dpio_dev->vfio_fd, VFIO_DEVICE_GET_REGION_INFO, &reg_info)) {\n+\tvfio_dev_fd = dpio_dev->intr_handle.vfio_dev_fd;\n+\tif (ioctl(vfio_dev_fd, VFIO_DEVICE_GET_REGION_INFO, &reg_info)) {\n \t\tPMD_INIT_LOG(ERR, \"vfio: error getting region info\\n\");\n \t\trte_free(dpio_dev);\n \t\treturn -1;\n@@ -370,7 +468,7 @@ struct dpaa2_dpio_dev *dpaa2_get_qbman_swp(int cpu_id)\n \tdpio_dev->ce_size = reg_info.size;\n \tdpio_dev->qbman_portal_ce_paddr = (uint64_t)mmap(NULL, reg_info.size,\n \t\t\t\tPROT_WRITE | PROT_READ, MAP_SHARED,\n-\t\t\t\tdpio_dev->vfio_fd, reg_info.offset);\n+\t\t\t\tvfio_dev_fd, reg_info.offset);\n \n \t/* Create Mapping for QBMan Cache Enabled area. This is a fix for\n \t * SMMU fault for DQRR statshing transaction.\n@@ -383,7 +481,7 @@ struct dpaa2_dpio_dev *dpaa2_get_qbman_swp(int cpu_id)\n \t}\n \n \treg_info.index = 1;\n-\tif (ioctl(dpio_dev->vfio_fd, VFIO_DEVICE_GET_REGION_INFO, &reg_info)) {\n+\tif (ioctl(vfio_dev_fd, VFIO_DEVICE_GET_REGION_INFO, &reg_info)) {\n \t\tPMD_INIT_LOG(ERR, \"vfio: error getting region info\\n\");\n \t\trte_free(dpio_dev);\n \t\treturn -1;\n@@ -392,7 +490,7 @@ struct dpaa2_dpio_dev *dpaa2_get_qbman_swp(int cpu_id)\n \tdpio_dev->ci_size = reg_info.size;\n \tdpio_dev->qbman_portal_ci_paddr = (uint64_t)mmap(NULL, reg_info.size,\n \t\t\t\tPROT_WRITE | PROT_READ, MAP_SHARED,\n-\t\t\t\tdpio_dev->vfio_fd, reg_info.offset);\n+\t\t\t\tvfio_dev_fd, reg_info.offset);\n \n \tif (configure_dpio_qbman_swp(dpio_dev)) {\n \t\tPMD_INIT_LOG(ERR,\ndiff --git a/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h b/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\nindex 975e431..f5644b9 100644\n--- a/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\n+++ b/drivers/bus/fslmc/portal/dpaa2_hw_pvt.h\n@@ -101,7 +101,8 @@ struct dpaa2_dpio_dev {\n \tuintptr_t qbman_portal_ci_paddr;\n \t\t/**< Physical address of Cache Inhibit Area */\n \tuintptr_t ci_size; /**< Size of the CI region */\n-\tint32_t\tvfio_fd; /**< File descriptor received via VFIO */\n+\tstruct rte_intr_handle intr_handle; /* Interrupt related info */\n+\tint32_t\tepoll_fd; /**< File descriptor created for interrupt polling */\n \tint32_t hw_id; /**< An unique ID of this DPIO device instance */\n \tuint64_t dqrr_held;\n \tuint8_t dqrr_size;\ndiff --git a/drivers/bus/fslmc/qbman/include/fsl_qbman_portal.h b/drivers/bus/fslmc/qbman/include/fsl_qbman_portal.h\nindex 06bd063..9e9047e 100644\n--- a/drivers/bus/fslmc/qbman/include/fsl_qbman_portal.h\n+++ b/drivers/bus/fslmc/qbman/include/fsl_qbman_portal.h\n@@ -124,6 +124,36 @@\n void qbman_swp_interrupt_clear_status(struct qbman_swp *p, uint32_t mask);\n \n /**\n+ * qbman_swp_dqrr_thrshld_read_status() - Get the data in software portal\n+ * DQRR interrupt threshold register.\n+ * @p: the given software portal object.\n+ */\n+uint32_t qbman_swp_dqrr_thrshld_read_status(struct qbman_swp *p);\n+\n+/**\n+ * qbman_swp_dqrr_thrshld_write() - Set the data in software portal\n+ * DQRR interrupt threshold register.\n+ * @p: the given software portal object.\n+ * @mask: The value to set in SWP_DQRR_ITR register.\n+ */\n+void qbman_swp_dqrr_thrshld_write(struct qbman_swp *p, uint32_t mask);\n+\n+/**\n+ * qbman_swp_intr_timeout_read_status() - Get the data in software portal\n+ * Interrupt Time-Out period register.\n+ * @p: the given software portal object.\n+ */\n+uint32_t qbman_swp_intr_timeout_read_status(struct qbman_swp *p);\n+\n+/**\n+ * qbman_swp_intr_timeout_write() - Set the data in software portal\n+ * Interrupt Time-Out period register.\n+ * @p: the given software portal object.\n+ * @mask: The value to set in SWP_ITPR register.\n+ */\n+void qbman_swp_intr_timeout_write(struct qbman_swp *p, uint32_t mask);\n+\n+/**\n  * qbman_swp_interrupt_get_trigger() - Get the data in software portal\n  * interrupt enable register.\n  * @p: the given software portal object.\ndiff --git a/drivers/bus/fslmc/qbman/qbman_portal.c b/drivers/bus/fslmc/qbman/qbman_portal.c\nindex 8002690..dd62e9a 100644\n--- a/drivers/bus/fslmc/qbman/qbman_portal.c\n+++ b/drivers/bus/fslmc/qbman/qbman_portal.c\n@@ -44,6 +44,8 @@\n #define QBMAN_CINH_SWP_IER     0xe40\n #define QBMAN_CINH_SWP_ISDR    0xe80\n #define QBMAN_CINH_SWP_IIR     0xec0\n+#define QBMAN_CINH_SWP_DQRR_ITR    0xa80\n+#define QBMAN_CINH_SWP_ITPR    0xf40\n \n /* CENA register offsets */\n #define QBMAN_CENA_SWP_EQCR(n) (0x000 + ((uint32_t)(n) << 6))\n@@ -218,6 +220,26 @@ void qbman_swp_interrupt_clear_status(struct qbman_swp *p, uint32_t mask)\n \tqbman_cinh_write(&p->sys, QBMAN_CINH_SWP_ISR, mask);\n }\n \n+uint32_t qbman_swp_dqrr_thrshld_read_status(struct qbman_swp *p)\n+{\n+\treturn qbman_cinh_read(&p->sys, QBMAN_CINH_SWP_DQRR_ITR);\n+}\n+\n+void qbman_swp_dqrr_thrshld_write(struct qbman_swp *p, uint32_t mask)\n+{\n+\tqbman_cinh_write(&p->sys, QBMAN_CINH_SWP_DQRR_ITR, mask);\n+}\n+\n+uint32_t qbman_swp_intr_timeout_read_status(struct qbman_swp *p)\n+{\n+\treturn qbman_cinh_read(&p->sys, QBMAN_CINH_SWP_ITPR);\n+}\n+\n+void qbman_swp_intr_timeout_write(struct qbman_swp *p, uint32_t mask)\n+{\n+\tqbman_cinh_write(&p->sys, QBMAN_CINH_SWP_ITPR, mask);\n+}\n+\n uint32_t qbman_swp_interrupt_get_trigger(struct qbman_swp *p)\n {\n \treturn qbman_cinh_read(&p->sys, QBMAN_CINH_SWP_IER);\ndiff --git a/drivers/bus/fslmc/rte_bus_fslmc_version.map b/drivers/bus/fslmc/rte_bus_fslmc_version.map\nindex 9950557..3cdf14e 100644\n--- a/drivers/bus/fslmc/rte_bus_fslmc_version.map\n+++ b/drivers/bus/fslmc/rte_bus_fslmc_version.map\n@@ -70,6 +70,7 @@ DPDK_17.08 {\n \tqbman_swp_dqrr_consume;\n \tqbman_swp_dqrr_next;\n \tqbman_swp_enqueue_multiple_eqdesc;\n+\tqbman_swp_interrupt_clear_status;\n \tqbman_swp_push_set;\n \trte_dpaa2_alloc_dpci_dev;\n \trte_fslmc_object_register;\n",
    "prefixes": [
        "dpdk-dev",
        "19/21",
        "v4"
    ]
}