Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/25370/?format=api
{ "id": 25370, "url": "http://patches.dpdk.org/api/patches/25370/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1497591668-3320-5-git-send-email-shreyansh.jain@nxp.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1497591668-3320-5-git-send-email-shreyansh.jain@nxp.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1497591668-3320-5-git-send-email-shreyansh.jain@nxp.com", "date": "2017-06-16T05:40:34", "name": "[dpdk-dev,04/38] bus/dpaa: add compatibility and helper macros", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "640585b2332ea58d18a8620424dfec29e07b1c9f", "submitter": { "id": 497, "url": "http://patches.dpdk.org/api/people/497/?format=api", "name": "Shreyansh Jain", "email": "shreyansh.jain@nxp.com" }, "delegate": { "id": 1, "url": "http://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1497591668-3320-5-git-send-email-shreyansh.jain@nxp.com/mbox/", "series": [], "comments": "http://patches.dpdk.org/api/patches/25370/comments/", "check": "warning", "checks": "http://patches.dpdk.org/api/patches/25370/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [IPv6:::1])\n\tby dpdk.org (Postfix) with ESMTP id 137D17CB4;\n\tFri, 16 Jun 2017 07:32:42 +0200 (CEST)", "from NAM03-CO1-obe.outbound.protection.outlook.com\n\t(mail-co1nam03on0073.outbound.protection.outlook.com [104.47.40.73])\n\tby dpdk.org (Postfix) with ESMTP id 456F1532C\n\tfor <dev@dpdk.org>; Fri, 16 Jun 2017 07:32:37 +0200 (CEST)", "from DM5PR03CA0012.namprd03.prod.outlook.com (10.175.104.22) by\n\tCY1PR0301MB1194.namprd03.prod.outlook.com (10.160.165.25) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id\n\t15.1.1157.12; Fri, 16 Jun 2017 05:32:34 +0000", "from BN1AFFO11FD034.protection.gbl (2a01:111:f400:7c10::150) by\n\tDM5PR03CA0012.outlook.office365.com (2603:10b6:3:118::22) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id\n\t15.1.1178.14 via Frontend Transport; Fri, 16 Jun 2017 05:32:34 +0000", "from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBN1AFFO11FD034.mail.protection.outlook.com (10.58.52.158) with\n\tMicrosoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1157.12\n\tvia Frontend Transport; Fri, 16 Jun 2017 05:32:33 +0000", "from Tophie.ap.freescale.net ([10.232.14.39])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv5G5WNF3001003; Thu, 15 Jun 2017 22:32:31 -0700" ], "Authentication-Results": "spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed)\n\theader.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com;", "Received-SPF": "Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;", "From": "Shreyansh Jain <shreyansh.jain@nxp.com>", "To": "<dev@dpdk.org>", "CC": "<ferruh.yigit@intel.com>, <hemant.agrawal@nxp.com>", "Date": "Fri, 16 Jun 2017 11:10:34 +0530", "Message-ID": "<1497591668-3320-5-git-send-email-shreyansh.jain@nxp.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1497591668-3320-1-git-send-email-shreyansh.jain@nxp.com>", "References": "<1497591668-3320-1-git-send-email-shreyansh.jain@nxp.com>", "X-EOPAttributedMessage": "0", "X-Matching-Connectors": "131420647539550261;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()", "X-Forefront-Antispam-Report": "CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(39410400002)(39450400003)(39840400002)(39400400002)(39850400002)(39380400002)(39860400002)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(9170700003)(104016004)(2950100002)(8656002)(6916009)(36756003)(305945005)(53936002)(189998001)(110136004)(38730400002)(77096006)(4326008)(85426001)(5003940100001)(575784001)(86362001)(76176999)(50986999)(8676002)(356003)(81166006)(47776003)(106466001)(50466002)(498600001)(2351001)(50226002)(33646002)(54906002)(105606002)(5660300001)(48376002)(8936002)(2906002)(2004002)(473944003);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR0301MB1194;\n\tH:tx30smr01.am.freescale.net; \n\tFPR:; SPF:Fail; MLV:ovrnspm; MX:1; A:1; PTR:InfoDomainNonexistent;\n\tLANG:en; ", "X-Microsoft-Exchange-Diagnostics": [ "1; BN1AFFO11FD034;\n\t1:Yd6nKJG4uGJphUAtZvXWfhEojOPO2pcFMe2JxGe069Lim2oDyQ1saUKUwhz1G2gENOY0RTmP+BXg2XDzp37xffLsvNoWQt7bwC63bLcfuPfGxLOvzXV2M99OTNKeT+YDKrlhNv+3DBSMo+XQf3yaat58c0In4WhqGaFaLArA9yhyTQZQgybFMTr0AvJOGOXFrc2Om7uNeOGxtSv6e9EsQcjERg6c7nv8jfn+5Gv6IIHJwJlEMsY1PbYgS5FV+IxvKMkRJxkSUCyz37nG7Osfegz8ZzU0r0l1MZt4w/J96grcC68YgrgDH+oziZGQNpJin6tk36XhrjvJYkAnYSIuZ9R2JSWgVtRKtftaLdrxjfZN9Fmr3wfnXK+Pdl7b7UcmDwLE2YyMQJHBb53apJMy2PTxVNtfJxiKbS4TrWSwIBonuqIF3JqznNsfMZ1irjQ08UxuKnqxT0eWvy4EBn6H1wFeDTstyODwpfr9oB4lMq/K5n4JL8f/rjobAm5DYi72wUlkeyLxvTH4iXJ/asc5Fs7LfhwEHIUl072JDnI/ye3nscrS6GIfzJNeCwJd4eHvleFnBrLvIhJN89Z42Tv1lrk6tgNbDkKbOwEJ+y7LfVaTSPdKkggKzO+ilo8zeXeyX+knOB5fTfqg4+fJryM63Mv5/GwN6Jn6zD/5of+k1EAfS+1zXCUMWLqXMLaBLHSdjddjfvhzW/YppAzoKK9ZGPOx9kIV6AIqkoDW7l92xUg=", "1; CY1PR0301MB1194;\n\t3:7gBZeZw63prr/9Vr2FMpxQ8av2loea0dujUZxHESyLexiwCenCxB1MAEEtsHmhy65ajNdryrgIuSVJTE924gft7kqI/Vl66q+Rfj1rgalYALHg5l3J+hiORK8a3QeGfjA51tQkDIaNxF9rgvHiB8k0pakPvq0qyuvmbRfZrHeFmfqsbPzuEeNOPy0RRlt8AgflF9S21a2KfFL1KuUbwXPYuKTtuKW99jEI7XdQXKkNSsvR0FGwv9K6vBgRYDaE6fsmEhCLQZpz/nXd2040nayBDD2TCp2MjSDHUOREcFYBU0DXCCUYVeSuL4WU3dMe/VFMIrayICpmE4kukwvdWSYKgMhqFcHBPkeNYiZLiqBmy4/p6HN1j5z6dWuldC0M+HikoPTfjQ1FC+kghScQNtJ7BDu20QDAt5bpZs+5d2vtNljL0VwBrlMz1q2MszCpNy;\n\t25:zxyirw5aAvAyIcKcpxwvkm6adMVslw8wanZuSn4Zb/UITljR7x3KPZCqO930de0K48h8bj0sHY8HJCLZDT3JdB9GaFGH2wOvwdcLXB1IWmTcDryfTFbixI2CSY9bmxqM+lT7V8fE94DlLty1RCfqtNvQKnmQkbKvVeT2o7V8SDvc8J252TObOEnju0vzqnqoaegy4Z0vnGR1YbKq/CEzVNsV7l2hytF4fGin57tpOQszb0DYbv/XTcH1NOOivZxw0a9z8bvjPqSEs/9sUV3HWkdC/N8xowxhzonCDtBce8PM661ZmY6FQdiSyGWTQT37Rnuw897qXzBYRG7dkp+6ztxl1V7bys8nSDTIll257/evyt7et03ixTzHH68YAIwNjydECsfWsyZYPaE5NGWidTIo6dMjsRNhKywOYlEC4JQ0bA2fSjZqsGlh7FIrhdJEubX150R3/CTwGP1BjOYtcRpSN5ZVzM0W4TvNCJjNCZY=", "1; CY1PR0301MB1194;\n\t31:ZaP9qwoDvJI+RoqTx8nhbOscl4gITJwAmMDMyqUWnSp0lO01t+PFdbCMnWJlPxl5OufwNujwhrC35oCKXpEu4IMVq9zTwygKey8yHmR4lVdJdJKhUo/+ucPbvkSxKQDbHncGzuCf2P1nSdcOPWWzIso8zXNAB7v6PCU0/mDfikVfw6TpKb6ztse7DJUaDJOc4Gd10307WasMpBEfdUqGDCdN/eNfYPF5nfx4vu5+W3NqBJbajRMAcBzTOaW/IFaP", "=?us-ascii?Q?1; CY1PR0301MB1194;\n\t4:+FTkVbFsA3TdI3GBIULcDtj9a0az+qcOlyq8t2pw?=\n\tSV4lqB5Jn0a4XhhnD9Kd5me/uqjTCORMrL86Vq42h+mdi4dBlTuopBEXNA31mvo+9eRrppdgEamafUuqdG3lhrpI+qnqFWKWc0vQhsEiW82p5SO4fZF5PtjpE/un2zLtNENkXfLWeDfiqjyyaS0ae5ZqY/gunYNToUfdV37uvQKO7fIk06UDqyh/u4DNQYbnTWrcJJk1A2Hyg2dtlVZuiQ9yGVNIMRTEBsfwAW8osDoMhJCccIdbzE8C6mlj0zf9/MpWqt2KIDwlNHk1cu5O253F4BmDdvBduW0eLHm8L/hL/qZ15ZzK4eR/EgMvJM7N5esXtiOybXj98cuT0E5PoM3J+KShWxulBYmuoWHSx1ia/b5mG9NdWHjRdCESHHlEIvfAHa3LYGiZOQZfO2J3GIslxhq4AHvWILI7ycRcUOgmNF52VrVFS27V8OZN7UCpCZtMXRjFsYsiUP5xDs/kRZ6HwO6RZMQLcpPCCKHdLKNX+42iP0GPssDhbUpVfz80aGT0DvQ3xoBu+UwXvbhacZq6K2u3/CFDp0R8YYUnvBm6LpEEknZKc4YngmzcuV80hYXSk5BuxT48HT/aPdDU6CkA5HGZW0ofe6fg9MltvQq9By0fDqjFih+KzytC7SRUbWxc6B/DeJsGCHiwUzf1ztlW6c6nGEzkK7Ipm0qeIbGzy8dX96WuQr7sYUbLfo76PjEVcofm4VZXMHyORHpTCXbFiCcMvJGuYAReZrC+TWerXJYMPr4xiAm6poEtIXCP1mzZS+uXRY6UN5XzF5gGRRQ8BRkL3Eb880V9M4Oqf5VgM+SWlxAxvR8EJZ/N46JtOZpTp5xTH0nGXmlG2nvcIZybmMnIAkWaJQQq2Vfk7AjBClHZPUd6ca3QXp74asmm9d4zsNMzIPsbkIF0wtpJHpHD3hfH/F8ILENfH9R9G8iad/qQbNkxdNS01ADWFHZVMkQoZuq4p6ytf6xWIevPzSw5abF6RzjtdgOig+KRp9pbSRX1wzz2swXAfvLTVdiOaf0syx9Jll6hJqDfBAKOCampZiHOeCBtX4Bvuf8S+UDVesdLQx5t1O9ieUGXASYtwYfP9eF0yQWSHZl88aCPVc0DS2e4hyeQswKZUutvo5VmRNn3459uWMvEpUKi+WWCU6H+8/SJGat//E+uSEdq2oCxL7tR8J0Q/eFWJPCaxZ6YlhfH8NwZpOdJ4UezWfcbxqpfax84uHOrofVDMWW23duX", "=?us-ascii?Q?1; CY1PR0301MB1194;\n\t23:jltaZ9W1po4f3BH4nOkSPH65WKE5bCdZjsLeyI6?=\n\t55Kq93hbQGXmvdZwva3qaNljH3uH/S7Dmb/orgz/R28eanIIiGurBS7kEqLEvgj/yr9X0CnUvkzUOnDkgHlnsJgP2+bd41Hpz3vH+HuXcZyjDwnDuQ+7rvFQVakWW4g4lVB1/RH5V8dqFkIqW99SrJS7ScFpcqhznCYORnIIV6wbEuGn5m5fOCOemoWzACnn5Yq3fFTTl8PQmT/JK9JowwIf2yzWtANqQs82xTqPbXMUQfnTdml4Z2MKshuhPWnMtm5aVFaUa5uruUY6TJw8Z/POSZFicnQPnuywd5pFs2Dh33i8M2vTNPvfncfB5u6ab1hghFRDf/Kfrb9NyRq1dajzL592MsMzyH99Hz/j8twtAEqYp2qw272M5G85DRgfKOcsCZp5EFSimjgmVCe1bfbuKSqVRGlKpOblVZVDLGEEeixQzOYttLdZIA7uT1C552TLxxeEsGd03FR55zyOFj7r/eiU1NcL1b1chSTctmAMeVRLI38qcOwE9JWLN2G0vHx1Qn2AucgDzxSYgzzBQU4r1ejU9C3+W4KceIKBgBITqiJ+AUOOLKHLCvYdEOCWbeWO23LHm2tvLtFpQFGSLOeHrA8StMWLDkDM2kJnpjUTBfOiQo7GLn1xFD9bTpV1HqpMExOJ10T6wCMHLkLPTwXfmzJnSOfrs9mDGI4ObGxjtjH4KDLO3kHaNSx9cJt/wlnH60g/EBjD6EH2kZ05BYBBL3Fuh9z9kQHRowFLUux4T8sklIHcmXNlHDbyyD4kO7Oz/zlVb0ZERCznKbCwFQF7dzR3YUS7o2MUS+c2UcNEHdjEwoqdinY+lRraRbRhE5xfQBcg5NMdmhiRuuRJpGCNWESkWmufn1tCdyAxdAsea9JQ0Tazca4HY7Juxbt9002rPOVTPMxpFWztOGSdCfv2Sj5Xe5rhbTwT2EaFZd+OalsVCjBNrykk2UO78GEm4npckPHnkh7F6+MwLNwswI9JuicwVYPfTrM2VVwASKsCOBQzT7OSP46PeoEo9mikgk3juaYYju1ZuKkYtMk0qiMRN1s7eql26eVCVzGuELDUn9Z7kbrSeGiMErMY/Q2R9SIvQUnclSlf1rodRGQdnblYGXXJta8FY32X+Pd4h20/GnXOiMwvhmwY852dEW0Mb+hK58wfKCgB0Tr+cvxBA28kUeYCokKBgZrzpig5eWaCOPv3kSPNptrrgLEEU04ftYcYVUcKw0lvIiMfDJGNJ4HkkaBocSMnjr+TJbgDvmoTEzg==", "1; CY1PR0301MB1194;\n\t6:fK4s+zibeaQETre0l1L/CigtZby+8y+SJWAEk8QM2wR1gYpX0QXBmxluAyLi1jxLkdKwvg6fWZ0nF1beMA6p4ybC40HMGq4q5C9Azi0nvq6Lu4o42bw4TtVI/hfJ6s/kR4ctfewpwyh3mcoub7capniIH60YF/oWMUjGLZSL22Hr4/fkWxsC8rtzZm5icPTDiaXn1iNtO2AUFzoAH3bZCHUYHK9bZSHKgjJi5rCJKTBnDFRdt5i+QE8yagK1k+vdn7i3xNBaDofn4isX8X/ZvKpRk4oiMs28ZQWdrO1v9S+yX0YqgP6Cv+QoVXmOPlcxl/YrEnFhjMg6ZXbl5S8yiqMIT6noBdoaKG1LOeJKBEVAmq/+/KT1ZwMiMoGIWdfZoF6FvpirSCHHdN8wKMVL4Wx6d8K/rKMfPnhhBB23E9dw2BL0vjMMqrdX5Q23NDin6yudR8A1PWoSh4K6cOsBe8a/DFFN9fuSF3GMOO7S/ellQ1VOXm5KvCxnaoYlsmeadozznGI5VYrZzfzpXyq5Ew==", "1; CY1PR0301MB1194;\n\t5:cuskoHya1EByrjwbjG3FEEog/q3R1qxzof/3DTSNhGoXU6Oh9ceIzdc13L9hoSm+6k0Gd6iBGCH97TeMpXCDYx1XfVJjHry2uGb7ZH3iSqJDyOb9/jCrakzTEkUfWKYJM0ftAEIQYkcONdTUJDucUsGpBS4samEITpOUl4SoeDS1j9xoS3TgV5MJZ9Ke8B/AViTKOUX4ZTA1My3XRn2O9F5YdOqO5N33wgZYzTqc5aERwHBrOVeEpkBBYWn4OvVw8ml/ibuMfNoaKISg/RnOBfxS/7MmXdTHGMTo9nq03vwedryCwouEddJ0KjqLHOOSltiek6NMT2I3y4GX2ybBoBjD1a/SWGzm7FyXCGVxl3UL6Kwk6IxWI3FSHQUztTHEt+dOh4RBAD61kmAwfC/Rg32W9I2TzAvy3QnwkirlD86qnnvsm5W6f8Xa2ihZE3TTndAukUEbX4wG4MaY04LSXiX4d1/8NRiuL4av+x8djCOX5i2j3K8Dy6F1JtR7WbXGuVnzvZ3nlc+gshpOpWWYUA==;\n\t24:82U5f9djDK3QagKPWh97hJi9maVJsP2uihEHoOuVzghgiRlNp7fxeY4EUdvMG2G6zfjw5B15Y/+HSXus1SPZjtDmQuUdlPQIor9GHutMPR8=", "1; CY1PR0301MB1194;\n\t7:BrWwDWFbAWg3pKySxPsqi2M9cmU+gYKmMOyiMG2igooOh1Ks36w06QdckHs+lEOG4ekj2fkj2Xl3CHLG+oZ/7QNdazG4Ya0GU//COg34lagzQPyvFYJcWeSr++TNpO5usKpxElfmhK5bp66Ii5CiR1/eV2WYb+zibTV9Qi0h9D0ObBIOnb1AuzjKOTQgUG3JWiaO1QbsjR6Ma968EOSwiFTDZ7JegwI7dhDTctxruuRV734STlgZiEHP4icQtvxgTbHQ8FVPUpnDAEKg9a+ZRUQo2Kx+bQBfivKRLgxpZD6ZgtJwJYIfM/ngLuEQvPxukF7YvHhgBpPhZYYhfm4KVw==" ], "MIME-Version": "1.0", "Content-Type": "text/plain", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CY1PR0301MB1194:", "X-MS-Office365-Filtering-Correlation-Id": "c3b53e8b-c4f7-4de6-c6d3-08d4b4791733", "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0;\n\tRULEID:(22001)(201703131430075)(201703131517081); SRVR:CY1PR0301MB1194;", "X-Microsoft-Antispam-PRVS": "<CY1PR0301MB119476EFAEB12BBBC9E48A4D90C10@CY1PR0301MB1194.namprd03.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:(185117386973197);", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(601004)(2401047)(5005006)(13016025)(8121501046)(13018025)(10201501046)(3002001)(100000703101)(100105400095)(93006095)(93001095)(6055026)(6096035)(20161123556025)(201703131430075)(201703131448075)(201703131433075)(201703161259150)(201703151042153)(20161123565025)(20161123563025)(20161123559100)(20161123561025)(100000704101)(100105200095)(100000705101)(100105500095);\n\tSRVR:CY1PR0301MB1194; BCL:0; PCL:0;\n\tRULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095);\n\tSRVR:CY1PR0301MB1194; ", "X-Forefront-PRVS": "0340850FCD", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "16 Jun 2017 05:32:33.7522\n\t(UTC)", "X-MS-Exchange-CrossTenant-Id": "5afe0b00-7697-4969-b663-5eab37d5f47e", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.168.50]; \n\tHelo=[tx30smr01.am.freescale.net]", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY1PR0301MB1194", "Subject": "[dpdk-dev] [PATCH 04/38] bus/dpaa: add compatibility and helper\n\tmacros", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://dpdk.org/ml/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Hemant Agrawal <hemant.agrawal@nxp.com>\n\nLinked list, bit operations and compatibility macros.\n\nSigned-off-by: Geoff Thorpe <geoff.thorpe@nxp.com>\nSigned-off-by: Hemant Agrawal <hemant.agrawal@nxp.com>\n---\n drivers/bus/dpaa/include/compat.h | 330 +++++++++++++++++++++++++++++++++++\n drivers/bus/dpaa/include/dpaa_bits.h | 65 +++++++\n drivers/bus/dpaa/include/dpaa_list.h | 101 +++++++++++\n 3 files changed, 496 insertions(+)\n create mode 100644 drivers/bus/dpaa/include/compat.h\n create mode 100644 drivers/bus/dpaa/include/dpaa_bits.h\n create mode 100644 drivers/bus/dpaa/include/dpaa_list.h", "diff": "diff --git a/drivers/bus/dpaa/include/compat.h b/drivers/bus/dpaa/include/compat.h\nnew file mode 100644\nindex 0000000..ce6136e\n--- /dev/null\n+++ b/drivers/bus/dpaa/include/compat.h\n@@ -0,0 +1,330 @@\n+/*-\n+ * This file is provided under a dual BSD/GPLv2 license. When using or\n+ * redistributing this file, you may do so under either license.\n+ *\n+ * BSD LICENSE\n+ *\n+ * Copyright 2011 Freescale Semiconductor, Inc.\n+ * All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions are met:\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in the\n+ * documentation and/or other materials provided with the distribution.\n+ * * Neither the name of the above-listed copyright holders nor the\n+ * names of any contributors may be used to endorse or promote products\n+ * derived from this software without specific prior written permission.\n+ *\n+ * GPL LICENSE SUMMARY\n+ *\n+ * ALTERNATIVELY, this software may be distributed under the terms of the\n+ * GNU General Public License (\"GPL\") as published by the Free Software\n+ * Foundation, either version 2 of that License or (at your option) any\n+ * later version.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \"AS IS\"\n+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE\n+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE\n+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE\n+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR\n+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF\n+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS\n+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN\n+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\n+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE\n+ * POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef __COMPAT_H\n+#define __COMPAT_H\n+\n+#include <sched.h>\n+\n+#ifndef _GNU_SOURCE\n+#define _GNU_SOURCE\n+#endif\n+#include <stdint.h>\n+#include <stdlib.h>\n+#include <stddef.h>\n+#include <stdio.h>\n+#include <errno.h>\n+#include <string.h>\n+#include <pthread.h>\n+#include <linux/types.h>\n+#include <stdbool.h>\n+#include <ctype.h>\n+#include <malloc.h>\n+#include <sys/types.h>\n+#include <sys/stat.h>\n+#include <fcntl.h>\n+#include <unistd.h>\n+#include <sys/mman.h>\n+#include <limits.h>\n+#include <assert.h>\n+#include <dirent.h>\n+#include <inttypes.h>\n+#include <error.h>\n+#include <rte_byteorder.h>\n+#include <rte_atomic.h>\n+#include <rte_spinlock.h>\n+#include <rte_common.h>\n+#include <rte_debug.h>\n+\n+/* The following definitions are primarily to allow the single-source driver\n+ * interfaces to be included by arbitrary program code. Ie. for interfaces that\n+ * are also available in kernel-space, these definitions provide compatibility\n+ * with certain attributes and types used in those interfaces.\n+ */\n+\n+/* Required compiler attributes */\n+#define __maybe_unused\t__rte_unused\n+#define __always_unused\t__rte_unused\n+#define __packed\t__rte_packed\n+#define noinline\t__attribute__((noinline))\n+\n+#define L1_CACHE_BYTES 64\n+#define ____cacheline_aligned __attribute__((aligned(L1_CACHE_BYTES)))\n+#define __stringify_1(x) #x\n+#define __stringify(x)\t__stringify_1(x)\n+\n+#ifdef ARRAY_SIZE\n+#undef ARRAY_SIZE\n+#endif\n+#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0]))\n+\n+/* Debugging */\n+#define prflush(fmt, args...) \\\n+\tdo { \\\n+\t\tprintf(fmt, ##args); \\\n+\t\tfflush(stdout); \\\n+\t} while (0)\n+\n+#define pr_crit(fmt, args...)\t prflush(\"CRIT:\" fmt, ##args)\n+#define pr_err(fmt, args...)\t prflush(\"ERR:\" fmt, ##args)\n+#define pr_warn(fmt, args...)\t prflush(\"WARN:\" fmt, ##args)\n+#define pr_info(fmt, args...)\t prflush(fmt, ##args)\n+\n+#define ASSERT(x) do {\\\n+\tif (!(x)) \\\n+\t\trte_panic(\"DPAA: x\"); \\\n+} while (0)\n+#define BUG_ON(x) ASSERT(!(x))\n+\n+/* Required types */\n+typedef uint8_t\t\tu8;\n+typedef uint16_t\tu16;\n+typedef uint32_t\tu32;\n+typedef uint64_t\tu64;\n+typedef uint64_t\tdma_addr_t;\n+typedef cpu_set_t\tcpumask_t;\n+typedef uint32_t\tphandle;\n+typedef uint32_t\tgfp_t;\n+typedef uint32_t\tirqreturn_t;\n+\n+#define IRQ_HANDLED\t0\n+#define request_irq\tqbman_request_irq\n+#define free_irq\tqbman_free_irq\n+\n+#define __iomem\n+#define GFP_KERNEL\t0\n+#define __raw_readb(p)\t(*(const volatile unsigned char *)(p))\n+#define __raw_readl(p)\t(*(const volatile unsigned int *)(p))\n+#define __raw_writel(v, p) {*(volatile unsigned int *)(p) = (v); }\n+\n+/* SMP stuff */\n+#define DEFINE_PER_CPU(t, x)\t__thread t per_cpu__##x\n+#define get_cpu_var(x)\t\tper_cpu__##x\n+/* to be used as an upper-limit only */\n+#define NR_CPUS\t\t\t64\n+\n+/* Waitqueue stuff */\n+typedef struct { }\t\twait_queue_head_t;\n+#define DECLARE_WAIT_QUEUE_HEAD(x) int dummy_##x __always_unused\n+#define wake_up(x)\t\tdo { } while (0)\n+\n+/* I/O operations */\n+static inline u32 in_be32(volatile void *__p)\n+{\n+\tvolatile u32 *p = __p;\n+\treturn rte_be_to_cpu_32(*p);\n+}\n+\n+static inline void out_be32(volatile void *__p, u32 val)\n+{\n+\tvolatile u32 *p = __p;\n+\t*p = rte_cpu_to_be_32(val);\n+}\n+\n+#define dcbt_ro(p) __builtin_prefetch(p, 0)\n+#define dcbt_rw(p) __builtin_prefetch(p, 1)\n+\n+#define dcbz(p) { asm volatile(\"dc zva, %0\" : : \"r\" (p) : \"memory\"); }\n+#define dcbz_64(p) dcbz(p)\n+#define hwsync() rte_rmb()\n+#define lwsync() rte_wmb()\n+#define dcbf(p) { asm volatile(\"dc cvac, %0\" : : \"r\"(p) : \"memory\"); }\n+#define dcbf_64(p) dcbf(p)\n+#define dccivac(p) { asm volatile(\"dc civac, %0\" : : \"r\"(p) : \"memory\"); }\n+\n+#define dcbit_ro(p) \\\n+\tdo { \\\n+\t\tdccivac(p);\t\t\t\t\t\t\\\n+\t\tasm volatile(\"prfm pldl1keep, [%0, #64]\" : : \"r\" (p));\t\\\n+\t} while (0)\n+\n+#define barrier() { asm volatile (\"\" : : : \"memory\"); }\n+#define cpu_relax barrier\n+\n+static inline uint64_t mfatb(void)\n+{\n+\tuint64_t ret, ret_new, timeout = 200;\n+\n+\tasm volatile (\"mrs %0, cntvct_el0\" : \"=r\" (ret));\n+\tasm volatile (\"mrs %0, cntvct_el0\" : \"=r\" (ret_new));\n+\twhile (ret != ret_new && timeout--) {\n+\t\tret = ret_new;\n+\t\tasm volatile (\"mrs %0, cntvct_el0\" : \"=r\" (ret_new));\n+\t}\n+\tBUG_ON(!timeout && (ret != ret_new));\n+\treturn ret * 64;\n+}\n+\n+/* Spin for a few cycles without bothering the bus */\n+static inline void cpu_spin(int cycles)\n+{\n+\tuint64_t now = mfatb();\n+\n+\twhile (mfatb() < (now + cycles))\n+\t\t;\n+}\n+\n+/* Qman/Bman API inlines and macros; */\n+#ifdef lower_32_bits\n+#undef lower_32_bits\n+#endif\n+#define lower_32_bits(x) ((u32)(x))\n+\n+#ifdef upper_32_bits\n+#undef upper_32_bits\n+#endif\n+#define upper_32_bits(x) ((u32)(((x) >> 16) >> 16))\n+\n+#define cpu_to_be64(d) rte_cpu_to_be_64(d)\n+#define cpu_to_be32(d) rte_cpu_to_be_32(d)\n+#define cpu_to_be16(d) rte_cpu_to_be_16(d)\n+\n+#define be64_to_cpu(d) rte_be_to_cpu_64(d)\n+#define be32_to_cpu(d) rte_be_to_cpu_32(d)\n+#define be16_to_cpu(d) rte_be_to_cpu_16(d)\n+\n+#define cpu_to_be48(x) rte_cpu_to_be_48(x)\n+#define be48_to_cpu(x) rte_be_to_cpu_48(x)\n+\n+#define cpu_to_be40(x) rte_cpu_to_be_40(x)\n+#define be40_to_cpu(x) rte_be_to_cpu_40(x)\n+\n+#define cpu_to_be24(x) rte_cpu_to_be_24(x)\n+#define be24_to_cpu(x) rte_be_to_cpu_24(x)\n+\n+/* When copying aligned words or shorts, try to avoid memcpy() */\n+/* memcpy() stuff - when you know alignments in advance */\n+#define CONFIG_TRY_BETTER_MEMCPY\n+\n+#ifdef CONFIG_TRY_BETTER_MEMCPY\n+static inline void copy_words(void *dest, const void *src, size_t sz)\n+{\n+\tu32 *__dest = dest;\n+\tconst u32 *__src = src;\n+\tsize_t __sz = sz >> 2;\n+\n+\tBUG_ON((unsigned long)dest & 0x3);\n+\tBUG_ON((unsigned long)src & 0x3);\n+\tBUG_ON(sz & 0x3);\n+\twhile (__sz--)\n+\t\t*(__dest++) = *(__src++);\n+}\n+\n+static inline void copy_shorts(void *dest, const void *src, size_t sz)\n+{\n+\tu16 *__dest = dest;\n+\tconst u16 *__src = src;\n+\tsize_t __sz = sz >> 1;\n+\n+\tBUG_ON((unsigned long)dest & 0x1);\n+\tBUG_ON((unsigned long)src & 0x1);\n+\tBUG_ON(sz & 0x1);\n+\twhile (__sz--)\n+\t\t*(__dest++) = *(__src++);\n+}\n+\n+static inline void copy_bytes(void *dest, const void *src, size_t sz)\n+{\n+\tu8 *__dest = dest;\n+\tconst u8 *__src = src;\n+\n+\twhile (sz--)\n+\t\t*(__dest++) = *(__src++);\n+}\n+#else\n+#define copy_words memcpy\n+#define copy_shorts memcpy\n+#define copy_bytes memcpy\n+#endif\n+\n+/* Allocator stuff */\n+#define kmalloc(sz, t)\tmalloc(sz)\n+#define vmalloc(sz)\tmalloc(sz)\n+#define kfree(p)\t{ if (p) free(p); }\n+static inline void *kzalloc(size_t sz, gfp_t __foo __rte_unused)\n+{\n+\tvoid *ptr = malloc(sz);\n+\n+\tif (ptr)\n+\t\tmemset(ptr, 0, sz);\n+\treturn ptr;\n+}\n+\n+static inline unsigned long get_zeroed_page(gfp_t __foo __rte_unused)\n+{\n+\tvoid *p;\n+\n+\tif (posix_memalign(&p, 4096, 4096))\n+\t\treturn 0;\n+\tmemset(p, 0, 4096);\n+\treturn (unsigned long)p;\n+}\n+\n+/* Spinlock stuff */\n+#define spinlock_t\t\trte_spinlock_t\n+#define __SPIN_LOCK_UNLOCKED(x)\tRTE_SPINLOCK_INITIALIZER\n+#define DEFINE_SPINLOCK(x)\tspinlock_t x = __SPIN_LOCK_UNLOCKED(x)\n+#define spin_lock_init(x)\trte_spinlock_init(x)\n+#define spin_lock_destroy(x)\n+#define spin_lock(x)\t\trte_spinlock_lock(x)\n+#define spin_unlock(x)\t\trte_spinlock_unlock(x)\n+#define spin_lock_irq(x)\tspin_lock(x)\n+#define spin_unlock_irq(x)\tspin_unlock(x)\n+#define spin_lock_irqsave(x, f) spin_lock_irq(x)\n+#define spin_unlock_irqrestore(x, f) spin_unlock_irq(x)\n+\n+#define atomic_t rte_atomic32_t\n+#define atomic_read(v) rte_atomic32_read(v)\n+#define atomic_set(v, i) rte_atomic32_set(v, i)\n+\n+#define atomic_inc(v) rte_atomic32_add(v, 1)\n+#define atomic_dec(v) rte_atomic32_sub(v, 1)\n+\n+#define atomic_inc_and_test(v) rte_atomic32_inc_and_test(v)\n+#define atomic_dec_and_test(v) rte_atomic32_dec_and_test(v)\n+\n+#define atomic_inc_return(v) rte_atomic32_add_return(v, 1)\n+#define atomic_dec_return(v) rte_atomic32_sub_return(v, 1)\n+#define atomic_sub_and_test(i, v) (rte_atomic32_sub_return(v, i) == 0)\n+\n+#include <dpaa_list.h>\n+#include <dpaa_bits.h>\n+\n+#endif /* __COMPAT_H */\ndiff --git a/drivers/bus/dpaa/include/dpaa_bits.h b/drivers/bus/dpaa/include/dpaa_bits.h\nnew file mode 100644\nindex 0000000..e29019b\n--- /dev/null\n+++ b/drivers/bus/dpaa/include/dpaa_bits.h\n@@ -0,0 +1,65 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright 2017 NXP. All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of NXP nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef __DPAA_BITS_H\n+#define __DPAA_BITS_H\n+\n+/* Bitfield stuff. */\n+#define BITS_PER_ULONG\t(sizeof(unsigned long) << 3)\n+#define SHIFT_PER_ULONG\t(((1 << 5) == BITS_PER_ULONG) ? 5 : 6)\n+#define BITS_MASK(idx)\t(1UL << ((idx) & (BITS_PER_ULONG - 1)))\n+#define BITS_IDX(idx)\t((idx) >> SHIFT_PER_ULONG)\n+\n+static inline void dpaa_set_bits(unsigned long mask,\n+\t\t\t\t volatile unsigned long *p)\n+{\n+\t*p |= mask;\n+}\n+\n+static inline void dpaa_set_bit(int idx, volatile unsigned long *bits)\n+{\n+\tdpaa_set_bits(BITS_MASK(idx), bits + BITS_IDX(idx));\n+}\n+\n+static inline void dpaa_clear_bits(unsigned long mask,\n+\t\t\t\t volatile unsigned long *p)\n+{\n+\t*p &= ~mask;\n+}\n+\n+static inline void dpaa_clear_bit(int idx,\n+\t\t\t\t volatile unsigned long *bits)\n+{\n+\tdpaa_clear_bits(BITS_MASK(idx), bits + BITS_IDX(idx));\n+}\n+\n+#endif /* __DPAA_BITS_H */\ndiff --git a/drivers/bus/dpaa/include/dpaa_list.h b/drivers/bus/dpaa/include/dpaa_list.h\nnew file mode 100644\nindex 0000000..7ad0f14\n--- /dev/null\n+++ b/drivers/bus/dpaa/include/dpaa_list.h\n@@ -0,0 +1,101 @@\n+/*-\n+ * BSD LICENSE\n+ *\n+ * Copyright 2017 NXP. All rights reserved.\n+ *\n+ * Redistribution and use in source and binary forms, with or without\n+ * modification, are permitted provided that the following conditions\n+ * are met:\n+ *\n+ * * Redistributions of source code must retain the above copyright\n+ * notice, this list of conditions and the following disclaimer.\n+ * * Redistributions in binary form must reproduce the above copyright\n+ * notice, this list of conditions and the following disclaimer in\n+ * the documentation and/or other materials provided with the\n+ * distribution.\n+ * * Neither the name of NXP nor the names of its\n+ * contributors may be used to endorse or promote products derived\n+ * from this software without specific prior written permission.\n+ *\n+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ * \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+ */\n+\n+#ifndef __DPAA_LIST_H\n+#define __DPAA_LIST_H\n+\n+/****************/\n+/* Linked-lists */\n+/****************/\n+\n+struct list_head {\n+\tstruct list_head *prev;\n+\tstruct list_head *next;\n+};\n+\n+#define COMPAT_LIST_HEAD(n) \\\n+struct list_head n = { \\\n+\t.prev = &n, \\\n+\t.next = &n \\\n+}\n+\n+#define INIT_LIST_HEAD(p) \\\n+do { \\\n+\tstruct list_head *__p298 = (p); \\\n+\t__p298->next = __p298; \\\n+\t__p298->prev = __p298->next; \\\n+} while (0)\n+#define list_entry(node, type, member) \\\n+\t(type *)((void *)node - offsetof(type, member))\n+#define list_empty(p) \\\n+({ \\\n+\tconst struct list_head *__p298 = (p); \\\n+\t((__p298->next == __p298) && (__p298->prev == __p298)); \\\n+})\n+#define list_add(p, l) \\\n+do { \\\n+\tstruct list_head *__p298 = (p); \\\n+\tstruct list_head *__l298 = (l); \\\n+\t__p298->next = __l298->next; \\\n+\t__p298->prev = __l298; \\\n+\t__l298->next->prev = __p298; \\\n+\t__l298->next = __p298; \\\n+} while (0)\n+#define list_add_tail(p, l) \\\n+do { \\\n+\tstruct list_head *__p298 = (p); \\\n+\tstruct list_head *__l298 = (l); \\\n+\t__p298->prev = __l298->prev; \\\n+\t__p298->next = __l298; \\\n+\t__l298->prev->next = __p298; \\\n+\t__l298->prev = __p298; \\\n+} while (0)\n+#define list_for_each(i, l)\t\t\t\t\\\n+\tfor (i = (l)->next; i != (l); i = i->next)\n+#define list_for_each_safe(i, j, l)\t\t\t\\\n+\tfor (i = (l)->next, j = i->next; i != (l);\t\\\n+\t i = j, j = i->next)\n+#define list_for_each_entry(i, l, name) \\\n+\tfor (i = list_entry((l)->next, typeof(*i), name); &i->name != (l); \\\n+\t\ti = list_entry(i->name.next, typeof(*i), name))\n+#define list_for_each_entry_safe(i, j, l, name) \\\n+\tfor (i = list_entry((l)->next, typeof(*i), name), \\\n+\t\tj = list_entry(i->name.next, typeof(*j), name); \\\n+\t\t&i->name != (l); \\\n+\t\ti = j, j = list_entry(j->name.next, typeof(*j), name))\n+#define list_del(i) \\\n+do { \\\n+\t(i)->next->prev = (i)->prev; \\\n+\t(i)->prev->next = (i)->next; \\\n+} while (0)\n+\n+#endif /* __DPAA_LIST_H */\n", "prefixes": [ "dpdk-dev", "04/38" ] }