Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/139349/?format=api
{ "id": 139349, "url": "http://patches.dpdk.org/api/patches/139349/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1713211485-9021-80-git-send-email-roretzla@linux.microsoft.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1713211485-9021-80-git-send-email-roretzla@linux.microsoft.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1713211485-9021-80-git-send-email-roretzla@linux.microsoft.com", "date": "2024-04-15T20:04:41", "name": "[v2,79/83] app/test-flow-perf: move alignment attribute on types", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": false, "hash": "536656938a66cebc37204414755bd64b66802e8e", "submitter": { "id": 2077, "url": "http://patches.dpdk.org/api/people/2077/?format=api", "name": "Tyler Retzlaff", "email": "roretzla@linux.microsoft.com" }, "delegate": { "id": 24651, "url": "http://patches.dpdk.org/api/users/24651/?format=api", "username": "dmarchand", "first_name": "David", "last_name": "Marchand", "email": "david.marchand@redhat.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1713211485-9021-80-git-send-email-roretzla@linux.microsoft.com/mbox/", "series": [ { "id": 31746, "url": "http://patches.dpdk.org/api/series/31746/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=31746", "date": "2024-04-15T20:03:22", "name": "move alignment attribute on types", "version": 2, "mbox": "http://patches.dpdk.org/series/31746/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/139349/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/139349/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 271B543E7E;\n\tMon, 15 Apr 2024 22:11:06 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 13A5942DDF;\n\tMon, 15 Apr 2024 22:06:04 +0200 (CEST)", "from linux.microsoft.com (linux.microsoft.com [13.77.154.182])\n by mails.dpdk.org (Postfix) with ESMTP id 464BE40A89\n for <dev@dpdk.org>; Mon, 15 Apr 2024 22:05:02 +0200 (CEST)", "by linux.microsoft.com (Postfix, from userid 1086)\n id 7615920FD890; Mon, 15 Apr 2024 13:04:48 -0700 (PDT)" ], "DKIM-Filter": "OpenDKIM Filter v2.11.0 linux.microsoft.com 7615920FD890", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=linux.microsoft.com;\n s=default; t=1713211490;\n bh=n4EncA3yY2cBYOXQAW0IHSV4kcAcpjx8+nwrph7IYKg=;\n h=From:To:Cc:Subject:Date:In-Reply-To:References:From;\n b=K/htTLrOIYc74Mgd8ctP5c5clKdzter39FGQ2Q0DOJvn6O/ivv+XNG3xlbJm5Xbbm\n /ju/1JJpJSBbVaTis0LeLIxmR6hWaOBm5g5y0Q5FrzfyMQgsoXnk/Thvuyqb1j+EXw\n z+ph452gAeqgDrJB7qNA0UaBYaSjcO75Jo1xMDUI=", "From": "Tyler Retzlaff <roretzla@linux.microsoft.com>", "To": "dev@dpdk.org", "Cc": "=?utf-8?q?Mattias_R=C3=B6nnblom?= <mattias.ronnblom@ericsson.com>,\n \"Min Hu (Connor)\" <humin29@huawei.com>,\n =?utf-8?q?Morten_Br=C3=B8rup?= <mb@smartsharesystems.com>,\n Abdullah Sevincer <abdullah.sevincer@intel.com>,\n Ajit Khaparde <ajit.khaparde@broadcom.com>, Akhil Goyal <gakhil@marvell.com>,\n Alok Prasad <palok@marvell.com>, Amit Bernstein <amitbern@amazon.com>,\n Anatoly Burakov <anatoly.burakov@intel.com>,\n Andrew Boyer <andrew.boyer@amd.com>,\n Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>,\n Ankur Dwivedi <adwivedi@marvell.com>, Anoob Joseph <anoobj@marvell.com>,\n Ashish Gupta <ashish.gupta@marvell.com>,\n Ashwin Sekhar T K <asekhar@marvell.com>,\n Bruce Richardson <bruce.richardson@intel.com>,\n Byron Marohn <byron.marohn@intel.com>,\n Chaoyong He <chaoyong.he@corigine.com>, Chas Williams <chas3@att.com>,\n Chenbo Xia <chenbox@nvidia.com>, Chengwen Feng <fengchengwen@huawei.com>,\n Conor Walsh <conor.walsh@intel.com>,\n Cristian Dumitrescu <cristian.dumitrescu@intel.com>,\n Dariusz Sosnowski <dsosnowski@nvidia.com>, David Hunt <david.hunt@intel.com>,\n Devendra Singh Rawat <dsinghrawat@marvell.com>,\n Ed Czeck <ed.czeck@atomicrules.com>, Evgeny Schemeilin <evgenys@amazon.com>,\n Fan Zhang <fanzhang.oss@gmail.com>, Gagandeep Singh <g.singh@nxp.com>,\n Guoyang Zhou <zhouguoyang@huawei.com>, Harman Kalra <hkalra@marvell.com>,\n Harry van Haaren <harry.van.haaren@intel.com>,\n Hemant Agrawal <hemant.agrawal@nxp.com>,\n Honnappa Nagarahalli <honnappa.nagarahalli@arm.com>,\n Hyong Youb Kim <hyonkim@cisco.com>, Jakub Grajciar <jgrajcia@cisco.com>,\n Jerin Jacob <jerinj@marvell.com>, Jian Wang <jianwang@trustnetic.com>,\n Jiawen Wu <jiawenwu@trustnetic.com>, Jie Hai <haijie1@huawei.com>,\n Jingjing Wu <jingjing.wu@intel.com>, John Daley <johndale@cisco.com>,\n John Miller <john.miller@atomicrules.com>, Joyce Kong <joyce.kong@arm.com>,\n Kai Ji <kai.ji@intel.com>, Kevin Laatz <kevin.laatz@intel.com>,\n Kiran Kumar K <kirankumark@marvell.com>,\n Konstantin Ananyev <konstantin.v.ananyev@yandex.ru>,\n Lee Daly <lee.daly@intel.com>, Liang Ma <liangma@liangbit.com>,\n Liron Himi <lironh@marvell.com>, Long Li <longli@microsoft.com>,\n Maciej Czekaj <mczekaj@marvell.com>, Matan Azrad <matan@nvidia.com>,\n Matt Peters <matt.peters@windriver.com>,\n Maxime Coquelin <maxime.coquelin@redhat.com>,\n Michael Shamis <michaelsh@marvell.com>,\n Nagadheeraj Rottela <rnagadheeraj@marvell.com>,\n Nicolas Chautru <nicolas.chautru@intel.com>,\n Nithin Dabilpuram <ndabilpuram@marvell.com>, Ori Kam <orika@nvidia.com>,\n Pablo de Lara <pablo.de.lara.guarch@intel.com>,\n Pavan Nikhilesh <pbhagavatula@marvell.com>,\n Peter Mccarthy <peter.mccarthy@intel.com>,\n Radu Nicolau <radu.nicolau@intel.com>,\n Rahul Lakkireddy <rahul.lakkireddy@chelsio.com>,\n Rakesh Kudurumalla <rkudurumalla@marvell.com>,\n Raveendra Padasalagi <raveendra.padasalagi@broadcom.com>,\n Reshma Pattan <reshma.pattan@intel.com>, Ron Beider <rbeider@amazon.com>,\n Ruifeng Wang <ruifeng.wang@arm.com>, Sachin Saxena <sachin.saxena@nxp.com>,\n Selwin Sebastian <selwin.sebastian@amd.com>,\n Shai Brandes <shaibran@amazon.com>,\n Shepard Siegel <shepard.siegel@atomicrules.com>,\n Shijith Thotton <sthotton@marvell.com>,\n Sivaprasad Tummala <sivaprasad.tummala@amd.com>,\n Somnath Kotur <somnath.kotur@broadcom.com>,\n Srikanth Yalavarthi <syalavarthi@marvell.com>,\n Stephen Hemminger <stephen@networkplumber.org>,\n Steven Webster <steven.webster@windriver.com>,\n Suanming Mou <suanmingm@nvidia.com>, Sunil Kumar Kori <skori@marvell.com>,\n Sunil Uttarwar <sunilprakashrao.uttarwar@amd.com>,\n Sunila Sahu <ssahu@marvell.com>, Tejasree Kondoj <ktejasree@marvell.com>,\n Viacheslav Ovsiienko <viacheslavo@nvidia.com>,\n Vikas Gupta <vikas.gupta@broadcom.com>,\n Volodymyr Fialko <vfialko@marvell.com>, Wajeeh Atrash <atrwajee@amazon.com>,\n Wisam Jaddo <wisamm@nvidia.com>, Xiaoyun Wang <cloud.wangxiaoyun@huawei.com>,\n Yipeng Wang <yipeng1.wang@intel.com>, Yisen Zhuang <yisen.zhuang@huawei.com>,\n Yuying Zhang <Yuying.Zhang@intel.com>,\n Zhangfei Gao <zhangfei.gao@linaro.org>, Zhirun Yan <yanzhirun_163@163.com>,\n Ziyang Xuan <xuanziyang2@huawei.com>,\n Tyler Retzlaff <roretzla@linux.microsoft.com>", "Subject": "[PATCH v2 79/83] app/test-flow-perf: move alignment attribute on\n types", "Date": "Mon, 15 Apr 2024 13:04:41 -0700", "Message-Id": "<1713211485-9021-80-git-send-email-roretzla@linux.microsoft.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1713211485-9021-1-git-send-email-roretzla@linux.microsoft.com>", "References": "<1710949096-5786-1-git-send-email-roretzla@linux.microsoft.com>\n <1713211485-9021-1-git-send-email-roretzla@linux.microsoft.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Move location of __rte_aligned(a) to new conventional location. The new\nplacement between {struct,union} and the tag allows the desired\nalignment to be imparted on the type regardless of the toolchain being\nused for both C and C++. Additionally, it avoids confusion by Doxygen\nwhen generating documentation.\n\nSigned-off-by: Tyler Retzlaff <roretzla@linux.microsoft.com>\nAcked-by: Morten Brørup <mb@smartsharesystems.com>\n---\n app/test-flow-perf/actions_gen.c | 51 ++++++++++++++++++++++------------------\n app/test-flow-perf/items_gen.c | 22 +++++++++--------\n app/test-flow-perf/main.c | 8 +++----\n 3 files changed, 44 insertions(+), 37 deletions(-)", "diff": "diff --git a/app/test-flow-perf/actions_gen.c b/app/test-flow-perf/actions_gen.c\nindex f1d5931..b5336e8 100644\n--- a/app/test-flow-perf/actions_gen.c\n+++ b/app/test-flow-perf/actions_gen.c\n@@ -62,7 +62,8 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_mark mark_actions[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct rte_flow_action_mark mark_actions[RTE_MAX_LCORE];\n \tuint32_t counter = para.counter;\n \n \tdo {\n@@ -79,7 +80,8 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_queue queue_actions[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct rte_flow_action_queue queue_actions[RTE_MAX_LCORE];\n \n \tdo {\n \t\tqueue_actions[para.core_idx].index = para.queue;\n@@ -109,7 +111,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct action_rss_data *rss_data[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct action_rss_data *rss_data[RTE_MAX_LCORE];\n \n \tuint16_t queue;\n \n@@ -208,7 +210,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_mac set_macs[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_mac set_macs[RTE_MAX_LCORE];\n \tuint32_t mac = para.counter;\n \tuint16_t i;\n \n@@ -231,7 +233,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_mac set_macs[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_mac set_macs[RTE_MAX_LCORE];\n \tuint32_t mac = para.counter;\n \tuint16_t i;\n \n@@ -254,7 +256,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_ipv4 set_ipv4[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_ipv4 set_ipv4[RTE_MAX_LCORE];\n \tuint32_t ip = para.counter;\n \n \t/* Fixed value */\n@@ -273,7 +275,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_ipv4 set_ipv4[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_ipv4 set_ipv4[RTE_MAX_LCORE];\n \tuint32_t ip = para.counter;\n \n \t/* Fixed value */\n@@ -292,7 +294,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_ipv6 set_ipv6[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_ipv6 set_ipv6[RTE_MAX_LCORE];\n \tuint32_t ipv6 = para.counter;\n \tuint8_t i;\n \n@@ -315,7 +317,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_ipv6 set_ipv6[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_ipv6 set_ipv6[RTE_MAX_LCORE];\n \tuint32_t ipv6 = para.counter;\n \tuint8_t i;\n \n@@ -338,7 +340,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_tp set_tp[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_tp set_tp[RTE_MAX_LCORE];\n \tuint32_t tp = para.counter;\n \n \t/* Fixed value */\n@@ -359,7 +361,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_tp set_tp[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_tp set_tp[RTE_MAX_LCORE];\n \tuint32_t tp = para.counter;\n \n \t/* Fixed value */\n@@ -381,7 +383,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic rte_be32_t value[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) rte_be32_t value[RTE_MAX_LCORE];\n \tuint32_t ack_value = para.counter;\n \n \t/* Fixed value */\n@@ -399,7 +401,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic rte_be32_t value[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) rte_be32_t value[RTE_MAX_LCORE];\n \tuint32_t ack_value = para.counter;\n \n \t/* Fixed value */\n@@ -417,7 +419,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic rte_be32_t value[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) rte_be32_t value[RTE_MAX_LCORE];\n \tuint32_t seq_value = para.counter;\n \n \t/* Fixed value */\n@@ -435,7 +437,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic rte_be32_t value[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) rte_be32_t value[RTE_MAX_LCORE];\n \tuint32_t seq_value = para.counter;\n \n \t/* Fixed value */\n@@ -453,7 +455,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_ttl set_ttl[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_ttl set_ttl[RTE_MAX_LCORE];\n \tuint32_t ttl_value = para.counter;\n \n \t/* Fixed value */\n@@ -482,7 +484,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_dscp set_dscp[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_dscp set_dscp[RTE_MAX_LCORE];\n \tuint32_t dscp_value = para.counter;\n \n \t/* Fixed value */\n@@ -503,7 +505,7 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_action_set_dscp set_dscp[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_set_dscp set_dscp[RTE_MAX_LCORE];\n \tuint32_t dscp_value = para.counter;\n \n \t/* Fixed value */\n@@ -770,7 +772,8 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct action_raw_encap_data *action_encap_data[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct action_raw_encap_data *action_encap_data[RTE_MAX_LCORE];\n \tuint64_t encap_data = para.encap_data;\n \tuint8_t *header;\n \tuint8_t i;\n@@ -807,7 +810,8 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct action_raw_decap_data *action_decap_data[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct action_raw_decap_data *action_decap_data[RTE_MAX_LCORE];\n \tuint64_t decap_data = para.decap_data;\n \tuint8_t *header;\n \tuint8_t i;\n@@ -844,7 +848,8 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \t__rte_unused struct additional_para para)\n {\n-\tstatic struct rte_flow_action_vxlan_encap vxlan_encap[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct rte_flow_action_vxlan_encap vxlan_encap[RTE_MAX_LCORE];\n \tstatic struct rte_flow_item items[5];\n \tstatic struct rte_flow_item_eth item_eth;\n \tstatic struct rte_flow_item_ipv4 item_ipv4;\n@@ -900,8 +905,8 @@ struct action_rss_data {\n \tuint8_t actions_counter,\n \t__rte_unused struct additional_para para)\n {\n-\tstatic struct rte_flow_action_meter\n-\t\tmeters[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_action_meter\n+\t\tmeters[RTE_MAX_LCORE];\n \n \tmeters[para.core_idx].mtr_id = para.counter;\n \tactions[actions_counter].type = RTE_FLOW_ACTION_TYPE_METER;\ndiff --git a/app/test-flow-perf/items_gen.c b/app/test-flow-perf/items_gen.c\nindex 8592834..4ae7250 100644\n--- a/app/test-flow-perf/items_gen.c\n+++ b/app/test-flow-perf/items_gen.c\n@@ -52,8 +52,8 @@ struct additional_para {\n add_ipv4(struct rte_flow_item *items,\n \tuint8_t items_counter, struct additional_para para)\n {\n-\tstatic struct rte_flow_item_ipv4 ipv4_specs[RTE_MAX_LCORE] __rte_cache_aligned;\n-\tstatic struct rte_flow_item_ipv4 ipv4_masks[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_ipv4 ipv4_specs[RTE_MAX_LCORE];\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_ipv4 ipv4_masks[RTE_MAX_LCORE];\n \tuint8_t ti = para.core_idx;\n \n \tipv4_specs[ti].hdr.src_addr = RTE_BE32(para.src_ip);\n@@ -69,8 +69,8 @@ struct additional_para {\n add_ipv6(struct rte_flow_item *items,\n \tuint8_t items_counter, struct additional_para para)\n {\n-\tstatic struct rte_flow_item_ipv6 ipv6_specs[RTE_MAX_LCORE] __rte_cache_aligned;\n-\tstatic struct rte_flow_item_ipv6 ipv6_masks[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_ipv6 ipv6_specs[RTE_MAX_LCORE];\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_ipv6 ipv6_masks[RTE_MAX_LCORE];\n \tuint8_t ti = para.core_idx;\n \tuint8_t i;\n \n@@ -118,8 +118,8 @@ struct additional_para {\n \tuint8_t items_counter,\n \tstruct additional_para para)\n {\n-\tstatic struct rte_flow_item_vxlan vxlan_specs[RTE_MAX_LCORE] __rte_cache_aligned;\n-\tstatic struct rte_flow_item_vxlan vxlan_masks[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_vxlan vxlan_specs[RTE_MAX_LCORE];\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_vxlan vxlan_masks[RTE_MAX_LCORE];\n \tuint8_t ti = para.core_idx;\n \tuint32_t vni_value;\n \tuint8_t i;\n@@ -145,8 +145,10 @@ struct additional_para {\n \tuint8_t items_counter,\n \t__rte_unused struct additional_para para)\n {\n-\tstatic struct rte_flow_item_vxlan_gpe vxlan_gpe_specs[RTE_MAX_LCORE] __rte_cache_aligned;\n-\tstatic struct rte_flow_item_vxlan_gpe vxlan_gpe_masks[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct rte_flow_item_vxlan_gpe vxlan_gpe_specs[RTE_MAX_LCORE];\n+\tstatic alignas(RTE_CACHE_LINE_SIZE)\n+\t struct rte_flow_item_vxlan_gpe vxlan_gpe_masks[RTE_MAX_LCORE];\n \tuint8_t ti = para.core_idx;\n \tuint32_t vni_value;\n \tuint8_t i;\n@@ -189,8 +191,8 @@ struct additional_para {\n \tuint8_t items_counter,\n \t__rte_unused struct additional_para para)\n {\n-\tstatic struct rte_flow_item_geneve geneve_specs[RTE_MAX_LCORE] __rte_cache_aligned;\n-\tstatic struct rte_flow_item_geneve geneve_masks[RTE_MAX_LCORE] __rte_cache_aligned;\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_geneve geneve_specs[RTE_MAX_LCORE];\n+\tstatic alignas(RTE_CACHE_LINE_SIZE) struct rte_flow_item_geneve geneve_masks[RTE_MAX_LCORE];\n \tuint8_t ti = para.core_idx;\n \tuint32_t vni_value;\n \tuint8_t i;\ndiff --git a/app/test-flow-perf/main.c b/app/test-flow-perf/main.c\nindex e224ef6..07ddfe0 100644\n--- a/app/test-flow-perf/main.c\n+++ b/app/test-flow-perf/main.c\n@@ -113,7 +113,7 @@ struct stream {\n \tint rx_queue;\n };\n \n-struct lcore_info {\n+struct __rte_cache_aligned lcore_info {\n \tint mode;\n \tint streams_nb;\n \tstruct stream streams[MAX_STREAMS];\n@@ -122,7 +122,7 @@ struct lcore_info {\n \tuint64_t tx_drops;\n \tuint64_t rx_pkts;\n \tstruct rte_mbuf *pkts[MAX_PKT_BURST];\n-} __rte_cache_aligned;\n+};\n \n static struct lcore_info lcore_infos[RTE_MAX_LCORE];\n \n@@ -131,14 +131,14 @@ struct used_cpu_time {\n \tdouble deletion[MAX_PORTS][RTE_MAX_LCORE];\n };\n \n-struct multi_cores_pool {\n+struct __rte_cache_aligned multi_cores_pool {\n \tuint32_t cores_count;\n \tuint32_t rules_count;\n \tstruct used_cpu_time meters_record;\n \tstruct used_cpu_time flows_record;\n \tint64_t last_alloc[RTE_MAX_LCORE];\n \tint64_t current_alloc[RTE_MAX_LCORE];\n-} __rte_cache_aligned;\n+};\n \n static struct multi_cores_pool mc_pool = {\n \t.cores_count = 1,\n", "prefixes": [ "v2", "79/83" ] }