Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/133674/?format=api
{ "id": 133674, "url": "http://patches.dpdk.org/api/patches/133674/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20231031142733.2009166-9-dsosnowski@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20231031142733.2009166-9-dsosnowski@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20231031142733.2009166-9-dsosnowski@nvidia.com", "date": "2023-10-31T14:27:33", "name": "[8/8] net/mlx5: add support for vport match selection", "commit_ref": null, "pull_url": null, "state": "rejected", "archived": true, "hash": "60d47c543a226ccbca169c93cd4c1a21fbc1d3c1", "submitter": { "id": 2386, "url": "http://patches.dpdk.org/api/people/2386/?format=api", "name": "Dariusz Sosnowski", "email": "dsosnowski@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20231031142733.2009166-9-dsosnowski@nvidia.com/mbox/", "series": [ { "id": 30075, "url": "http://patches.dpdk.org/api/series/30075/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=30075", "date": "2023-10-31T14:27:26", "name": "net/mlx5: add Multiport E-Switch support", "version": 1, "mbox": "http://patches.dpdk.org/series/30075/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/133674/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/133674/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 336C643252;\n\tTue, 31 Oct 2023 15:29:04 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 918CE40EF0;\n\tTue, 31 Oct 2023 15:28:35 +0100 (CET)", "from NAM10-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam10on2047.outbound.protection.outlook.com [40.107.94.47])\n by mails.dpdk.org (Postfix) with ESMTP id 7737A40EF0\n for <dev@dpdk.org>; Tue, 31 Oct 2023 15:28:33 +0100 (CET)", "from MW4PR04CA0262.namprd04.prod.outlook.com (2603:10b6:303:88::27)\n by CH0PR12MB8551.namprd12.prod.outlook.com (2603:10b6:610:186::21)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.28; Tue, 31 Oct\n 2023 14:28:31 +0000", "from MWH0EPF000971E6.namprd02.prod.outlook.com\n (2603:10b6:303:88:cafe::95) by MW4PR04CA0262.outlook.office365.com\n (2603:10b6:303:88::27) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.29 via Frontend\n Transport; Tue, 31 Oct 2023 14:28:31 +0000", "from mail.nvidia.com (216.228.117.160) by\n MWH0EPF000971E6.mail.protection.outlook.com (10.167.243.74) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.6954.19 via Frontend Transport; Tue, 31 Oct 2023 14:28:31 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 31 Oct\n 2023 07:28:11 -0700", "from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 31 Oct\n 2023 07:28:09 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=Nn6h1OILt92G3bZRQYkycyRpLKQAhC1Gb7e4kL3xT6QgHMJ4dmLwCPEyj31XwcOxuSSLnpxiY2vQSg9kSlfr775qnIQLUyWZQKkDYU4C5xB2y7kZqEqD4EBN7hXuribzwykWfqgqVcb7p/PNen1kXwxlsaXm6VrLHrGnSQrkdZyIL2/aE0XKr+a31HZDfwjLr/JZvy5L5ehTpKkuYs65J8IKbIE9EhQuoLcwQs71nfrf+oC/8XfcAeilDZ6lLc5AICmLWWmbYxmLAKA1iiUux2SO5GnDRcJCZZS1QF4PBlMwYqtRPCR4aE1JSncZ6UmdiezFI5FOgt6ChE3Zck6E1g==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=YbYFdSQjNoOdkopzZMZUryu4PtrLu7YPd/FXl9McxuI=;\n b=Pf3Dq11XXhB1xoLxVUlMQij9LSOXOfKrTVbZlXomgSCeFboazNM+ofv/FjmYhaRs9NTl6K/AuhVt1pIi1oNcHrCHmWeQOi4z7AkKJo/Q4PTiscte/CLkv2WdjNc89nh75U1uzhcBmyiYhp01MFlnTReVEE+Wc0cQSjwXXCb7U8c/10TzRPrWjvEKeKh9qpO1EDKoxbgiE6WF2Xv8H9L/EYayD2S1rAPNd6pjTe9fQ113zBsbqXBj2LcCLmByOD6eKTUO+JxV7190s40dBWYxViWInIteTdm19RaJPbmnTogwCOuEyar5cVcRu0h3u0oMS4tEy4GVwoML12Bn7VdsAA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=YbYFdSQjNoOdkopzZMZUryu4PtrLu7YPd/FXl9McxuI=;\n b=r9N/onpDgwrKGNGT/hZRxr7jJtq9gX+9jUeHl/EsXDOk86R4tIia43WG/0gVnqbsodF+m9Sv9RzN+red6FLYJoBTFmFSLkGqvLI4gN55JfRau825WwpM8KgfJRMgryHJ3wY3X+m+hFAJt/QwR6o6WCCx1ZexdXyADF13mfVzzAZRIR7EtqW9yirsJQRU//nnQ5O7sQ+gHsOhfkteiOZZKcKEAtwunm2V6+ed0lxLAO9Xr+anqKR2wxbZrAbkyWf/SlN9vkAzky+azDcDwzn7kxkegU7TfhZU8c+w1MsR/28x3ftgFDBT4rlBcITBK0tQ7ASNIoa2JUDxkWEyvan6GA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Dariusz Sosnowski <dsosnowski@nvidia.com>", "To": "Matan Azrad <matan@nvidia.com>, Viacheslav Ovsiienko\n <viacheslavo@nvidia.com>, Ori Kam <orika@nvidia.com>, Suanming Mou\n <suanmingm@nvidia.com>", "CC": "<dev@dpdk.org>, Raslan Darawsheh <rasland@nvidia.com>, Bing Zhao\n <bingz@nvidia.com>", "Subject": "[PATCH 8/8] net/mlx5: add support for vport match selection", "Date": "Tue, 31 Oct 2023 16:27:33 +0200", "Message-ID": "<20231031142733.2009166-9-dsosnowski@nvidia.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20231031142733.2009166-1-dsosnowski@nvidia.com>", "References": "<20231031142733.2009166-1-dsosnowski@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.231.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "MWH0EPF000971E6:EE_|CH0PR12MB8551:EE_", "X-MS-Office365-Filtering-Correlation-Id": "f8225162-1a4b-4818-118b-08dbda1da81d", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n Sj/snNbVTiYc8NfirdSRcyb3hl1JOZR6msJEPORKG+sQhgWLe2CFfTyk+FIOnHSL0G9wraRF1qg/tYJPwNDyYE6KD3aZ0Bcxn+HH+qgYoNqC7HbGLlm9mMM4bKciG3CAQCr++Uz1AYACdOUBcCMZH4mBBRzYW85RyZz8TBZpkzFiEC7gbOlHa85rYLdEjN6JHH9PVOTVNInZPvdx9RAAu3BFn/eMBmzb56ZYeZvrA8v6SSh5P5240jkaKUxhF0jzR0NHBFCnFNNdpplk5XkaAxEWQOODavq2/AnvZtnghUIyNYnNyvfzSZvK6WQuWSiRP7iaHTftrAi8FKvOWsCIxEHKlEjxIcvIVUF3Z3WrTU7IfwK7YzfzV4Jn0/wccThOS0AGU3BQCUd/jzgPs9jarVRVi0v2OJXVavibUgI07pyODU34iiNsJTM5ZyLO1j2iJih3CMnGhN4Xov8WeoSdXmP6MWP2VjF/AULsewhteEXOZuNQYCIlJhjzi9GVPGv/wqxP7vlxdmUT9/+XyhrcwHemELAi6sDY5MPsY98GjjFEoK8v+vHtXswLmHCG8aZ05lurcMJBkNxy/dxuQMRzDQXZ59RqyCO9WZUoLtZPzGgmDlFmxET1Y42DQJc2AfCYdHAQftzKOXRQXQHTEe6OAdb1xmQOjb3IKWaWhFRz864cnbzMYS9wFV4oK74SHmFOz3PN11yp/nBN2O4zmsTkTHslLuZAKAGcKj675fbMIvohfe7e5K+k83tVVvSiuIyyhorOMY+tmnCdnTH1yWkioEE5lw+bmgg7ITNYM5ryeQ9mJjdilbPBxqp2IWqqki24", "X-Forefront-Antispam-Report": "CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE;\n SFS:(13230031)(4636009)(376002)(346002)(136003)(396003)(39860400002)(230173577357003)(230273577357003)(230922051799003)(64100799003)(1800799009)(82310400011)(186009)(451199024)(36840700001)(46966006)(40470700004)(478600001)(7696005)(110136005)(6666004)(70206006)(70586007)(336012)(426003)(16526019)(6286002)(26005)(1076003)(107886003)(41300700001)(2616005)(2906002)(86362001)(5660300002)(54906003)(6636002)(4326008)(8676002)(8936002)(316002)(82740400003)(36756003)(36860700001)(83380400001)(47076005)(356005)(7636003)(40480700001)(40460700003)(55016003)(309714004);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Oct 2023 14:28:31.0878 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n f8225162-1a4b-4818-118b-08dbda1da81d", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n MWH0EPF000971E6.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH0PR12MB8551", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Bing Zhao <bingz@nvidia.com>\n\nA new devarg \"vport_match\" is introduced for the application to use.\nIf set to 1, then matching using REPRESENTED_PORT items on group 0\nwill be forced to use \"misc.source_port\", instead of matching on\nthe vport metadata in HWS mode. It allows the user to match on the\ntraffic from E-Switch manager.\n\nA new devarg \"vport_match\" is introduced for the application to use.\nThis enables the force matching on \"misc.source_port\" for item\nREPRESENTED_PORT on group 0, instead of matching on the metadata\nREG_C_0 bits in HWS mode. It will allow the user to match on the\ntraffic from E-Switch manager.\n\nBy default, this is set to 0. When enable it with 1, the default\nFDB jump rule should be disabled by set \"fdb_def_rule_en=0\".\n\nSigned-off-by: Bing Zhao <bingz@nvidia.com>\nAcked-by: Viacheslav Ovsiienko <viacheslavo@nvidia.com>\n---\n doc/guides/nics/mlx5.rst | 16 ++++++++++++++++\n drivers/net/mlx5/mlx5.c | 17 +++++++++++++++++\n drivers/net/mlx5/mlx5.h | 2 ++\n drivers/net/mlx5/mlx5_flow_dv.c | 2 +-\n drivers/net/mlx5/mlx5_trigger.c | 5 ++++-\n 5 files changed, 40 insertions(+), 2 deletions(-)", "diff": "diff --git a/doc/guides/nics/mlx5.rst b/doc/guides/nics/mlx5.rst\nindex 584f592433..8c65f16db8 100644\n--- a/doc/guides/nics/mlx5.rst\n+++ b/doc/guides/nics/mlx5.rst\n@@ -1369,6 +1369,22 @@ for an additional list of options shared with other mlx5 drivers.\n \n By default, the PMD will set this value to 1.\n \n+- ``vport_match`` parameter [int]\n+\n+ Controls the underlying matching mechanism for REPRESENTED_PORT items when they are used for\n+ flow rules in E-Switch root flow table.\n+\n+ If set to 1, then ``source_vport`` matching is used. This allows applications to match whole\n+ traffic coming from the application by using REPRESENTED_PORT item with ``port_id == UINT16_MAX``.\n+ As a side effect, flow rules in root flow table will not be able match physical ports explicitly,\n+ when running on Multiport E-Switch.\n+ Matching in non-root flow tables (group bigger than 1) is not affected.\n+\n+ If set to 0, then ``vport_metadata`` matching is used. This is the default mechanism.\n+\n+ By default, the PMD will set this value to 0. Setting ``vport_match`` to 1 requires that\n+ ``fdb_def_rule_en`` is set to 0, so that E-Switch root flow table is exposed to the application.\n+\n \n Sub-Function\n ------------\ndiff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c\nindex f929d6547c..c275cdfee8 100644\n--- a/drivers/net/mlx5/mlx5.c\n+++ b/drivers/net/mlx5/mlx5.c\n@@ -184,6 +184,9 @@\n /* Device parameter to control representor matching in ingress/egress flows with HWS. */\n #define MLX5_REPR_MATCHING_EN \"repr_matching_en\"\n \n+/* Representor matching field selection: 0 - meta_vport, 1 - misc.vport */\n+#define MLX5_HWS_ROOT_VPORT_MATCH \"vport_match\"\n+\n /* Shared memory between primary and secondary processes. */\n struct mlx5_shared_data *mlx5_shared_data;\n \n@@ -1425,6 +1428,8 @@ mlx5_dev_args_check_handler(const char *key, const char *val, void *opaque)\n \t\tconfig->cnt_svc.cycle_time = tmp;\n \t} else if (strcmp(MLX5_REPR_MATCHING_EN, key) == 0) {\n \t\tconfig->repr_matching = !!tmp;\n+\t} else if (strcmp(MLX5_HWS_ROOT_VPORT_MATCH, key) == 0) {\n+\t\tconfig->vport_match = !!tmp;\n \t}\n \treturn 0;\n }\n@@ -1464,6 +1469,7 @@ mlx5_shared_dev_ctx_args_config(struct mlx5_dev_ctx_shared *sh,\n \t\tMLX5_HWS_CNT_SERVICE_CORE,\n \t\tMLX5_HWS_CNT_CYCLE_TIME,\n \t\tMLX5_REPR_MATCHING_EN,\n+\t\tMLX5_HWS_ROOT_VPORT_MATCH,\n \t\tNULL,\n \t};\n \tint ret = 0;\n@@ -1522,6 +1528,11 @@ mlx5_shared_dev_ctx_args_config(struct mlx5_dev_ctx_shared *sh,\n \t\trte_errno = ENODEV;\n \t\treturn -rte_errno;\n \t}\n+\tif (config->dv_flow_en == 2 && config->fdb_def_rule && config->vport_match) {\n+\t\tDRV_LOG(DEBUG, \"vport_match=1 is incompatible with FDB default rule \"\n+\t\t\t \"(fdb_def_rule-en=1). Setting vport_match=0.\");\n+\t\tconfig->vport_match = 0;\n+\t}\n \tif (!config->tx_pp && config->tx_skew &&\n \t !sh->cdev->config.hca_attr.wait_on_time) {\n \t\tDRV_LOG(WARNING,\n@@ -1562,6 +1573,7 @@ mlx5_shared_dev_ctx_args_config(struct mlx5_dev_ctx_shared *sh,\n \t\tconfig->allow_duplicate_pattern);\n \tDRV_LOG(DEBUG, \"\\\"fdb_def_rule_en\\\" is %u.\", config->fdb_def_rule);\n \tDRV_LOG(DEBUG, \"\\\"repr_matching_en\\\" is %u.\", config->repr_matching);\n+\tDRV_LOG(DEBUG, \"\\\"vport_match\\\" is %u.\", config->vport_match);\n \treturn 0;\n }\n \n@@ -3003,6 +3015,11 @@ mlx5_probe_again_args_validate(struct mlx5_common_device *cdev,\n \t\t\tsh->ibdev_name);\n \t\tgoto error;\n \t}\n+\tif (sh->config.vport_match ^ config->vport_match) {\n+\t\tDRV_LOG(ERR, \"\\\"vport_match\\\" configuration mismatch for shared %s context.\",\n+\t\t\tsh->ibdev_name);\n+\t\tgoto error;\n+\t}\n \tmlx5_free(config);\n \treturn 0;\n error:\ndiff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h\nindex 484c5eb3df..5299b1321a 100644\n--- a/drivers/net/mlx5/mlx5.h\n+++ b/drivers/net/mlx5/mlx5.h\n@@ -352,6 +352,7 @@ struct mlx5_sh_config {\n \t/* Allow/Prevent the duplicate rules pattern. */\n \tuint32_t fdb_def_rule:1; /* Create FDB default jump rule */\n \tuint32_t repr_matching:1; /* Enable implicit vport matching in HWS FDB. */\n+\tuint32_t vport_match:1; /* Root table representor matching field selection. */\n };\n \n /* Structure for VF VLAN workaround. */\n@@ -1782,6 +1783,7 @@ struct mlx5_priv {\n \tuint32_t mark_enabled:1; /* If mark action is enabled on rxqs. */\n \tuint32_t num_lag_ports:4; /* Number of ports can be bonded. */\n \tuint32_t tunnel_enabled:1; /* If tunnel offloading is enabled on rxqs. */\n+\tuint32_t vport_match:1; /* vport match field. */\n \tuint16_t domain_id; /* Switch domain identifier. */\n \tuint16_t vport_id; /* Associated VF vport index (if any). */\n \tuint32_t vport_meta_tag; /* Used for vport index match ove VF LAG. */\ndiff --git a/drivers/net/mlx5/mlx5_flow_dv.c b/drivers/net/mlx5/mlx5_flow_dv.c\nindex a39b4600e6..5b5716692c 100644\n--- a/drivers/net/mlx5/mlx5_flow_dv.c\n+++ b/drivers/net/mlx5/mlx5_flow_dv.c\n@@ -10594,7 +10594,7 @@ flow_dv_translate_item_represented_port(struct rte_eth_dev *dev, void *key,\n \t * Kernel can use either misc.source_port or half of C0 metadata\n \t * register.\n \t */\n-\tif (priv->vport_meta_mask) {\n+\tif (priv->vport_meta_mask && !priv->vport_match) {\n \t\t/*\n \t\t * Provide the hint for SW steering library\n \t\t * to insert the flow into ingress domain and\ndiff --git a/drivers/net/mlx5/mlx5_trigger.c b/drivers/net/mlx5/mlx5_trigger.c\nindex 7bdb897612..d28cbe1dfd 100644\n--- a/drivers/net/mlx5/mlx5_trigger.c\n+++ b/drivers/net/mlx5/mlx5_trigger.c\n@@ -1515,7 +1515,10 @@ mlx5_traffic_enable_hws(struct rte_eth_dev *dev)\n \t\t\t\tgoto error;\n \t\t}\n \t} else {\n-\t\tDRV_LOG(INFO, \"port %u FDB default rule is disabled\", dev->data->port_id);\n+\t\tDRV_LOG(INFO, \"port %u FDB default rule is disabled with vport_match %u\",\n+\t\t\tdev->data->port_id, config->vport_match);\n+\t\t/* vport_match is only interesting in no default FDB rule mode. */\n+\t\tpriv->vport_match = config->vport_match;\n \t}\n \tif (priv->isolated)\n \t\treturn 0;\n", "prefixes": [ "8/8" ] }