Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/128807/?format=api
{ "id": 128807, "url": "http://patches.dpdk.org/api/patches/128807/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20230620012322.788099-6-suanmingm@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230620012322.788099-6-suanmingm@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230620012322.788099-6-suanmingm@nvidia.com", "date": "2023-06-20T01:23:18", "name": "[v3,5/9] crypto/mlx5: add AES-GCM session configure", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "cfe41b9dbb9693dc0c3660ad404d5ccb0733bfcd", "submitter": { "id": 1887, "url": "http://patches.dpdk.org/api/people/1887/?format=api", "name": "Suanming Mou", "email": "suanmingm@nvidia.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20230620012322.788099-6-suanmingm@nvidia.com/mbox/", "series": [ { "id": 28569, "url": "http://patches.dpdk.org/api/series/28569/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=28569", "date": "2023-06-20T01:23:14", "name": "[v3,1/9] common/mlx5: export memory region lookup by address", "version": 3, "mbox": "http://patches.dpdk.org/series/28569/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/128807/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/128807/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 28D6542CFF;\n\tTue, 20 Jun 2023 03:24:41 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id D30ED42D13;\n\tTue, 20 Jun 2023 03:24:30 +0200 (CEST)", "from NAM11-CO1-obe.outbound.protection.outlook.com\n (mail-co1nam11on2055.outbound.protection.outlook.com [40.107.220.55])\n by mails.dpdk.org (Postfix) with ESMTP id E8E2942D12\n for <dev@dpdk.org>; Tue, 20 Jun 2023 03:24:28 +0200 (CEST)", "from CY5PR18CA0037.namprd18.prod.outlook.com (2603:10b6:930:13::20)\n by DS0PR12MB8366.namprd12.prod.outlook.com (2603:10b6:8:f9::17) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6500.36; Tue, 20 Jun\n 2023 01:24:27 +0000", "from CY4PEPF0000E9D0.namprd03.prod.outlook.com\n (2603:10b6:930:13:cafe::c3) by CY5PR18CA0037.outlook.office365.com\n (2603:10b6:930:13::20) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6500.37 via Frontend\n Transport; Tue, 20 Jun 2023 01:24:23 +0000", "from mail.nvidia.com (216.228.117.161) by\n CY4PEPF0000E9D0.mail.protection.outlook.com (10.167.241.143) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.6521.20 via Frontend Transport; Tue, 20 Jun 2023 01:24:26 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.5; Mon, 19 Jun 2023\n 18:24:21 -0700", "from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.37; Mon, 19 Jun\n 2023 18:24:17 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=PwwyxznDiZcv664Yr83Eebm6U0gRvkc0EhFgyvkT2zZZoWUTmG1C/eRs/NnTmjGDeQSBUNb1mtqKyxwR/JIpKWd+Ndny8151lAGOnx+UT5xyBd0CQug68SuEJ44do5Nvdrla4hetnTgKA8zXJaIgJQsQBCPxvObVt7IeFAoG24tgi6tq+nTrqPXDBL5UT+b+8DP8H5BISaQYArFNqNk3IGX2HiPao7uH/REQ20e6+JIlb9bhiMxdcFiVM2m2CZvj53zC31DY+vugVLunoHXWPAE9Mzu4d3UrynF3k27Pi4JFAbqMqdyr4nvRDic0wXp3zUROPD6/U4216Nn6IRfjBQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=/NA9wnjJ6PtBq2wCOwpZy4M86G/GIq/gu5L5i1WNYGk=;\n b=PwzHTKGWcW3HhiUsYkBYmaoGq57baECI/eFWqKgOnRHZcQ069P6UNjMxIigONNl58JZ9Ef6Bpdsncz0NUVxDiP3CE3I/I3kv/blp070iHyZSg86poCxAo5l0G5CO5JA46aDIDTqoxPFLGCExtnPIQ3rsVUcSyPXDAiJmW3UuOtcWbaS1v/ipM3En7XXso7ZxkfHBdm0PE8M50PPmhOqJspZM3d2g0ENGHxz7nCRNlB77evl0PTMdV3aUhPjb9quFRI9z5MzOkmYBUvvpKL/u2m/+P0kLoJWqrKqQNNsm6xjNcZtcCZtdbQOohZmDhfO/djflzPsqFgkcEl/39vQFHA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=/NA9wnjJ6PtBq2wCOwpZy4M86G/GIq/gu5L5i1WNYGk=;\n b=syMQ/k2uU1Rvutocmo1E7Cf7N6W+pAr7iaoLwawV/kMx25Z6XfTfBOCRz88tJ9XSHkUwXTpoG0XReE7J3bWxW3kydUFHtQvZbrzaz4cv7pLD6c0cwtC46ETcsyvTvHSAtbjBXbGHi4kKM0bJdkOHnanFqmkLUXibt7YE2WMJX9h8EfpJNh4yLiJ/6e6N4GciIYmWqX7Df1TT1QGuY40kf9bpd5TWZvYjeVjnf4wlNjQJi98bGbKQKLuHgxPV9dQz73QAer65yiZqqooTprtPsE00omkDUV6IiOS2+cDFSgltGC4qQErnDuR4sNCI6oLROuRZRPkaJsivMpkTdSGy9w==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Suanming Mou <suanmingm@nvidia.com>", "To": "Matan Azrad <matan@nvidia.com>, Viacheslav Ovsiienko\n <viacheslavo@nvidia.com>, Ori Kam <orika@nvidia.com>", "CC": "<rasland@nvidia.com>, <dev@dpdk.org>, <gakhil@marvell.com>", "Subject": "[PATCH v3 5/9] crypto/mlx5: add AES-GCM session configure", "Date": "Tue, 20 Jun 2023 04:23:18 +0300", "Message-ID": "<20230620012322.788099-6-suanmingm@nvidia.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20230620012322.788099-1-suanmingm@nvidia.com>", "References": "<20230418092325.2578712-1-suanmingm@nvidia.com>\n <20230620012322.788099-1-suanmingm@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.231.35]", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CY4PEPF0000E9D0:EE_|DS0PR12MB8366:EE_", "X-MS-Office365-Filtering-Correlation-Id": "f64378d4-1f5d-480d-4ace-08db712d169f", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n IqKG6NvCvy4q94p+MHUyNkiRLWgQ6S+JItcOD5SciZDe626TBa8b0lbItWKYSQwseNdLoLersxsMDhqNDb7ONV8KXsw7yaswFBx8s1RLtLfAYdi4ZpOGnBmggAHEliV+LvH/SJ05dn3Kxza69oKoTmL98o5uNscMkh4iL/gcoxyUgUzQGMpqVmTMTA4YArwRa3BOotLxdrIQyjwl0taPbD2nCVDNUqFw4y0Y0TCFSjL+yeDDmc+rMQpm36s+3Hf2uOls/Elkh445IWlmXylA3eoUOAyDmlJLijWnNAxiP9Crl5A51CK+D/XiR2KZywGFK4fxdt1oR8driSTcMyXL/HLpUEWvO0GSWE70ZSiRYDh8YMsod2A1QhgR4r9XyUd4LVMga0Eh2hoviEwpKoKNGuCLvzQ6lV2KnqnGS63NhmmrRKlcUOaP8GUsOEIhgZ4ALQWzyXYKHpQxDn7q0dwNpanVu6i2pIGjYXCPH08V8tTv6ASkZqvm1QOTEoqyohdxvqSwXFDiS0rNcYTws/sQr85xg0JDKtuLlEZBCugpQTDFNI+3YJKs5eMVkKZHME3JUvnmOVC/rAHxoGw9GB1ZUDtK9fBtLXZTA0EH6CCRotu0axtYi0+0iwbCXHKNDp2wx69fuLOtZKObUWKUeAa7Cg8VctC9F5W4FGfrJ/C6Cv4raXQTgicn+lu0CEseEdhyuzBbJ3gUe/EEO89Oh6GiGkIp8d5mtqNyfJ8aM0LMwmoHBCmc9qjG+BvNNTWA4ObD", "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230028)(4636009)(376002)(396003)(136003)(346002)(39860400002)(451199021)(40470700004)(46966006)(36840700001)(478600001)(70206006)(70586007)(36756003)(8676002)(6636002)(41300700001)(4326008)(7636003)(47076005)(356005)(40480700001)(2616005)(55016003)(426003)(83380400001)(336012)(82310400005)(86362001)(7696005)(5660300002)(2906002)(54906003)(110136005)(316002)(8936002)(40460700003)(1076003)(26005)(186003)(6286002)(16526019)(82740400003)(36860700001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "20 Jun 2023 01:24:26.8968 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n f64378d4-1f5d-480d-4ace-08db712d169f", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n CY4PEPF0000E9D0.namprd03.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DS0PR12MB8366", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Sessions are used in symmetric transformations in order to prepare\nobjects and data for packet processing stage.\n\nThe AES-GCM session includes IV, AAD, digest(tag), DEK, operation\nmode information.\n\nSigned-off-by: Suanming Mou <suanmingm@nvidia.com>\n---\n drivers/common/mlx5/mlx5_prm.h | 12 +++++++\n drivers/crypto/mlx5/mlx5_crypto.h | 40 ++++++++++++++++++-----\n drivers/crypto/mlx5/mlx5_crypto_gcm.c | 47 +++++++++++++++++++++++++++\n 3 files changed, 91 insertions(+), 8 deletions(-)", "diff": "diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h\nindex 755bd73275..6b48c6ca32 100644\n--- a/drivers/common/mlx5/mlx5_prm.h\n+++ b/drivers/common/mlx5/mlx5_prm.h\n@@ -523,11 +523,23 @@ enum {\n \tMLX5_BLOCK_SIZE_4048B\t= 0x6,\n };\n \n+enum {\n+\tMLX5_ENCRYPTION_TYPE_AES_GCM = 0x3,\n+};\n+\n+enum {\n+\tMLX5_CRYPTO_OP_TYPE_ENCRYPTION = 0x0,\n+\tMLX5_CRYPTO_OP_TYPE_DECRYPTION = 0x1,\n+};\n+\n #define MLX5_BSF_SIZE_OFFSET\t\t30\n #define MLX5_BSF_P_TYPE_OFFSET\t\t24\n #define MLX5_ENCRYPTION_ORDER_OFFSET\t16\n #define MLX5_BLOCK_SIZE_OFFSET\t\t24\n \n+#define MLX5_CRYPTO_MMO_TYPE_OFFSET 24\n+#define MLX5_CRYPTO_MMO_OP_OFFSET 20\n+\n struct mlx5_wqe_umr_bsf_seg {\n \t/*\n \t * bs_bpt_eo_es contains:\ndiff --git a/drivers/crypto/mlx5/mlx5_crypto.h b/drivers/crypto/mlx5/mlx5_crypto.h\nindex bb5a557a38..6cb4d4ddec 100644\n--- a/drivers/crypto/mlx5/mlx5_crypto.h\n+++ b/drivers/crypto/mlx5/mlx5_crypto.h\n@@ -72,16 +72,40 @@ struct mlx5_crypto_devarg_params {\n };\n \n struct mlx5_crypto_session {\n-\tuint32_t bs_bpt_eo_es;\n-\t/**< bsf_size, bsf_p_type, encryption_order and encryption standard,\n-\t * saved in big endian format.\n-\t */\n-\tuint32_t bsp_res;\n-\t/**< crypto_block_size_pointer and reserved 24 bits saved in big\n-\t * endian format.\n-\t */\n+\tunion {\n+\t\t/**< AES-XTS configuration. */\n+\t\tstruct {\n+\t\t\tuint32_t bs_bpt_eo_es;\n+\t\t\t/**< bsf_size, bsf_p_type, encryption_order and encryption standard,\n+\t\t\t * saved in big endian format.\n+\t\t\t */\n+\t\t\tuint32_t bsp_res;\n+\t\t\t/**< crypto_block_size_pointer and reserved 24 bits saved in big\n+\t\t\t * endian format.\n+\t\t\t */\n+\t\t};\n+\t\t/**< AES-GCM configuration. */\n+\t\tstruct {\n+\t\t\tuint32_t mmo_ctrl;\n+\t\t\t/**< Crypto control fields with algo type and op type in big\n+\t\t\t * endian format.\n+\t\t\t */\n+\t\t\tuint32_t wqe_aad_len;\n+\t\t\t/**< Crypto AAD length field in big endian format. */\n+\t\t\tuint32_t wqe_tag_len;\n+\t\t\t/**< Crypto tag length field in big endian format. */\n+\t\t\tuint16_t tag_len;\n+\t\t\t/**< AES-GCM crypto digest size in bytes. */\n+\t\t\tuint16_t aad_len;\n+\t\t\t/**< The length of the additional authenticated data (AAD) in bytes. */\n+\t\t\tuint32_t op_type;\n+\t\t\t/**< Operation type. */\n+\t\t};\n+\t};\n \tuint32_t iv_offset:16;\n \t/**< Starting point for Initialisation Vector. */\n+\tuint32_t iv_len;\n+\t/**< Initialisation Vector length. */\n \tstruct mlx5_crypto_dek *dek; /**< Pointer to dek struct. */\n \tuint32_t dek_id; /**< DEK ID */\n } __rte_packed;\ndiff --git a/drivers/crypto/mlx5/mlx5_crypto_gcm.c b/drivers/crypto/mlx5/mlx5_crypto_gcm.c\nindex 5b315ef42c..5f55314382 100644\n--- a/drivers/crypto/mlx5/mlx5_crypto_gcm.c\n+++ b/drivers/crypto/mlx5/mlx5_crypto_gcm.c\n@@ -60,9 +60,56 @@ mlx5_crypto_dek_fill_gcm_attr(struct mlx5_crypto_dek *dek,\n \treturn 0;\n }\n \n+static int\n+mlx5_crypto_sym_gcm_session_configure(struct rte_cryptodev *dev,\n+\t\t\t\t struct rte_crypto_sym_xform *xform,\n+\t\t\t\t struct rte_cryptodev_sym_session *session)\n+{\n+\tstruct mlx5_crypto_priv *priv = dev->data->dev_private;\n+\tstruct mlx5_crypto_session *sess_private_data = CRYPTODEV_GET_SYM_SESS_PRIV(session);\n+\tstruct rte_crypto_aead_xform *aead = &xform->aead;\n+\tuint32_t op_type;\n+\n+\tif (unlikely(xform->next != NULL)) {\n+\t\tDRV_LOG(ERR, \"Xform next is not supported.\");\n+\t\treturn -ENOTSUP;\n+\t}\n+\tif (aead->algo != RTE_CRYPTO_AEAD_AES_GCM) {\n+\t\tDRV_LOG(ERR, \"Only AES-GCM algorithm is supported.\");\n+\t\treturn -ENOTSUP;\n+\t}\n+\tif (aead->op == RTE_CRYPTO_AEAD_OP_ENCRYPT)\n+\t\top_type = MLX5_CRYPTO_OP_TYPE_ENCRYPTION;\n+\telse\n+\t\top_type = MLX5_CRYPTO_OP_TYPE_DECRYPTION;\n+\tsess_private_data->op_type = op_type;\n+\tsess_private_data->mmo_ctrl = rte_cpu_to_be_32\n+\t\t\t(op_type << MLX5_CRYPTO_MMO_OP_OFFSET |\n+\t\t\t MLX5_ENCRYPTION_TYPE_AES_GCM << MLX5_CRYPTO_MMO_TYPE_OFFSET);\n+\tsess_private_data->aad_len = aead->aad_length;\n+\tsess_private_data->tag_len = aead->digest_length;\n+\tsess_private_data->iv_offset = aead->iv.offset;\n+\tsess_private_data->iv_len = aead->iv.length;\n+\tsess_private_data->dek = mlx5_crypto_dek_prepare(priv, xform);\n+\tif (sess_private_data->dek == NULL) {\n+\t\tDRV_LOG(ERR, \"Failed to prepare dek.\");\n+\t\treturn -ENOMEM;\n+\t}\n+\tsess_private_data->dek_id =\n+\t\t\trte_cpu_to_be_32(sess_private_data->dek->obj->id &\n+\t\t\t\t\t 0xffffff);\n+\tDRV_LOG(DEBUG, \"Session %p was configured.\", sess_private_data);\n+\treturn 0;\n+}\n+\n int\n mlx5_crypto_gcm_init(struct mlx5_crypto_priv *priv)\n {\n+\tstruct rte_cryptodev *crypto_dev = priv->crypto_dev;\n+\tstruct rte_cryptodev_ops *dev_ops = crypto_dev->dev_ops;\n+\n+\t/* Override AES-GCM specified ops. */\n+\tdev_ops->sym_session_configure = mlx5_crypto_sym_gcm_session_configure;\n \tpriv->caps = mlx5_crypto_gcm_caps;\n \treturn 0;\n }\n", "prefixes": [ "v3", "5/9" ] }