get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/128544/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 128544,
    "url": "http://patches.dpdk.org/api/patches/128544/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20230613071614.2259604-11-gakhil@marvell.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20230613071614.2259604-11-gakhil@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20230613071614.2259604-11-gakhil@marvell.com",
    "date": "2023-06-13T07:16:09",
    "name": "[v3,10/15] common/cnxk: add MACsec FIPS mbox",
    "commit_ref": null,
    "pull_url": null,
    "state": "changes-requested",
    "archived": true,
    "hash": "4f28ec804ab9a41c9058ebb3cd4617c15b479d88",
    "submitter": {
        "id": 2094,
        "url": "http://patches.dpdk.org/api/people/2094/?format=api",
        "name": "Akhil Goyal",
        "email": "gakhil@marvell.com"
    },
    "delegate": {
        "id": 310,
        "url": "http://patches.dpdk.org/api/users/310/?format=api",
        "username": "jerin",
        "first_name": "Jerin",
        "last_name": "Jacob",
        "email": "jerinj@marvell.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20230613071614.2259604-11-gakhil@marvell.com/mbox/",
    "series": [
        {
            "id": 28472,
            "url": "http://patches.dpdk.org/api/series/28472/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=28472",
            "date": "2023-06-13T07:15:59",
            "name": "net/cnxk: add MACsec support",
            "version": 3,
            "mbox": "http://patches.dpdk.org/series/28472/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/128544/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/128544/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 18BE742CA0;\n\tTue, 13 Jun 2023 09:17:56 +0200 (CEST)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 0B42C42D61;\n\tTue, 13 Jun 2023 09:17:06 +0200 (CEST)",
            "from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com\n [67.231.148.174])\n by mails.dpdk.org (Postfix) with ESMTP id 26FC142D55\n for <dev@dpdk.org>; Tue, 13 Jun 2023 09:17:04 +0200 (CEST)",
            "from pps.filterd (m0045849.ppops.net [127.0.0.1])\n by mx0a-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id\n 35D56TjV005744; Tue, 13 Jun 2023 00:17:03 -0700",
            "from dc5-exch02.marvell.com ([199.233.59.182])\n by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 3r650235gq-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);\n Tue, 13 Jun 2023 00:17:03 -0700",
            "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH02.marvell.com\n (10.69.176.39) with Microsoft SMTP Server (TLS) id 15.0.1497.48;\n Tue, 13 Jun 2023 00:17:01 -0700",
            "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.48 via Frontend\n Transport; Tue, 13 Jun 2023 00:17:01 -0700",
            "from localhost.localdomain (unknown [10.28.36.102])\n by maili.marvell.com (Postfix) with ESMTP id 18ABB3F7064;\n Tue, 13 Jun 2023 00:16:58 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=EHubSkL5GHzj55CLAOHAfEPlHtPoiUDP0djFeNpsBfc=;\n b=BB0qVOyYB1vxwSGQit5dv3sHy9vN4Vb5UakogbRkDH4gQPliQ6punQIo6H71He+scnSZ\n rP5eQh6gG+BAYNvW/gg0Yr3rTJmj7ceea8KvzrYW7pRXLT3jFECMdXH7C3JSymVCoeJq\n kXUpQvAb/9rO9ZrU59k5kulWI1t+MJRD3Pa4laev4S6EvdePZSOouUQ8qmMS4lNzkqhZ\n Fi5PKR/3RxeH57PoyJrHlVzLNYk/L0vAHWtWCA2r26k0ydONZni6JH4lZpHCAje7qKYU\n 0oGO35rUA295Qn05lkAMcY1uUjg+2+3GQOBeH7pEW/Kk8/qaM24TvIBV3Ektc+eWxIhA Kw==",
        "From": "Akhil Goyal <gakhil@marvell.com>",
        "To": "<dev@dpdk.org>",
        "CC": "<thomas@monjalon.net>, <david.marchand@redhat.com>,\n <vattunuru@marvell.com>, <jerinj@marvell.com>, <adwivedi@marvell.com>,\n <ndabilpuram@marvell.com>, Akhil Goyal <gakhil@marvell.com>",
        "Subject": "[PATCH v3 10/15] common/cnxk: add MACsec FIPS mbox",
        "Date": "Tue, 13 Jun 2023 12:46:09 +0530",
        "Message-ID": "<20230613071614.2259604-11-gakhil@marvell.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20230613071614.2259604-1-gakhil@marvell.com>",
        "References": "<20230607152819.226838-1-gakhil@marvell.com>\n <20230613071614.2259604-1-gakhil@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Proofpoint-ORIG-GUID": "HFL19Mb69cdGPihA2P_m_5EYsukMPbH_",
        "X-Proofpoint-GUID": "HFL19Mb69cdGPihA2P_m_5EYsukMPbH_",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.573,FMLib:17.11.176.26\n definitions=2023-06-13_04,2023-06-12_02,2023-05-22_02",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "Added MACsec FIPS configuration mbox\n\nSigned-off-by: Ankur Dwivedi <adwivedi@marvell.com>\nSigned-off-by: Vamsi Attunuru <vattunuru@marvell.com>\nSigned-off-by: Akhil Goyal <gakhil@marvell.com>\n---\n drivers/common/cnxk/roc_mbox.h | 74 ++++++++++++++++++++++++++++++++++\n drivers/common/cnxk/roc_mcs.h  | 69 +++++++++++++++++++++++++++++++\n 2 files changed, 143 insertions(+)",
    "diff": "diff --git a/drivers/common/cnxk/roc_mbox.h b/drivers/common/cnxk/roc_mbox.h\nindex 446f49aeaf..2f85b2f755 100644\n--- a/drivers/common/cnxk/roc_mbox.h\n+++ b/drivers/common/cnxk/roc_mbox.h\n@@ -330,6 +330,15 @@ struct mbox_msghdr {\n \tM(MCS_PORT_CFG_GET, 0xa020, mcs_port_cfg_get, mcs_port_cfg_get_req, mcs_port_cfg_get_rsp)  \\\n \tM(MCS_CUSTOM_TAG_CFG_GET, 0xa021, mcs_custom_tag_cfg_get, mcs_custom_tag_cfg_get_req,      \\\n \t  mcs_custom_tag_cfg_get_rsp)                                                              \\\n+\tM(MCS_FIPS_RESET, 0xa040, mcs_fips_reset, mcs_fips_req, msg_rsp)                           \\\n+\tM(MCS_FIPS_MODE_SET, 0xa041, mcs_fips_mode_set, mcs_fips_mode_req, msg_rsp)                \\\n+\tM(MCS_FIPS_CTL_SET, 0xa042, mcs_fips_ctl_set, mcs_fips_ctl_req, msg_rsp)                   \\\n+\tM(MCS_FIPS_IV_SET, 0xa043, mcs_fips_iv_set, mcs_fips_iv_req, msg_rsp)                      \\\n+\tM(MCS_FIPS_CTR_SET, 0xa044, mcs_fips_ctr_set, mcs_fips_ctr_req, msg_rsp)                   \\\n+\tM(MCS_FIPS_KEY_SET, 0xa045, mcs_fips_key_set, mcs_fips_key_req, msg_rsp)                   \\\n+\tM(MCS_FIPS_BLOCK_SET, 0xa046, mcs_fips_block_set, mcs_fips_block_req, msg_rsp)             \\\n+\tM(MCS_FIPS_START, 0xa047, mcs_fips_start, mcs_fips_req, msg_rsp)                           \\\n+\tM(MCS_FIPS_RESULT_GET, 0xa048, mcs_fips_result_get, mcs_fips_req, mcs_fips_result_rsp)\n \n /* Messages initiated by AF (range 0xC00 - 0xDFF) */\n #define MBOX_UP_CGX_MESSAGES                                                   \\\n@@ -1119,6 +1128,71 @@ struct mcs_clear_stats {\n \tuint8_t __io all; /* All resources stats mapped to PF are cleared */\n };\n \n+struct mcs_fips_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_mode_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint64_t __io mode;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_ctl_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint64_t __io ctl;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_iv_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint32_t __io iv_bits95_64;\n+\tuint64_t __io iv_bits63_0;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_ctr_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint32_t __io fips_ctr;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_key_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint64_t __io sak_bits255_192;\n+\tuint64_t __io sak_bits191_128;\n+\tuint64_t __io sak_bits127_64;\n+\tuint64_t __io sak_bits63_0;\n+\tuint64_t __io hashkey_bits127_64;\n+\tuint64_t __io hashkey_bits63_0;\n+\tuint8_t __io sak_len;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_block_req {\n+\tstruct mbox_msghdr hdr;\n+\tuint64_t __io blk_bits127_64;\n+\tuint64_t __io blk_bits63_0;\n+\tuint8_t __io mcs_id;\n+\tuint8_t __io dir;\n+};\n+\n+struct mcs_fips_result_rsp {\n+\tstruct mbox_msghdr hdr;\n+\tuint64_t __io blk_bits127_64;\n+\tuint64_t __io blk_bits63_0;\n+\tuint64_t __io icv_bits127_64;\n+\tuint64_t __io icv_bits63_0;\n+\tuint8_t __io result_pass;\n+};\n+\n /* NPA mbox message formats */\n \n /* NPA mailbox error codes\ndiff --git a/drivers/common/cnxk/roc_mcs.h b/drivers/common/cnxk/roc_mcs.h\nindex e8d6b070db..5b1423ac8f 100644\n--- a/drivers/common/cnxk/roc_mcs.h\n+++ b/drivers/common/cnxk/roc_mcs.h\n@@ -426,6 +426,56 @@ struct roc_mcs_event_desc {\n \tunion roc_mcs_event_data metadata;\n };\n \n+struct roc_mcs_fips_req {\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_mode {\n+\tuint64_t mode;\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_ctl {\n+\tuint64_t ctl;\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_iv {\n+\tuint32_t iv_bits95_64;\n+\tuint64_t iv_bits63_0;\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_ctr {\n+\tuint32_t fips_ctr;\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_key {\n+\tuint64_t sak_bits255_192;\n+\tuint64_t sak_bits191_128;\n+\tuint64_t sak_bits127_64;\n+\tuint64_t sak_bits63_0;\n+\tuint64_t hashkey_bits127_64;\n+\tuint64_t hashkey_bits63_0;\n+\tuint8_t sak_len;\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_block {\n+\tuint64_t blk_bits127_64;\n+\tuint64_t blk_bits63_0;\n+\tuint8_t dir;\n+};\n+\n+struct roc_mcs_fips_result_rsp {\n+\tuint64_t blk_bits127_64;\n+\tuint64_t blk_bits63_0;\n+\tuint64_t icv_bits127_64;\n+\tuint64_t icv_bits63_0;\n+\tuint8_t result_pass;\n+};\n+\n /** User application callback to be registered for any notifications from driver. */\n typedef int (*roc_mcs_dev_cb_fn)(void *userdata, struct roc_mcs_event_desc *desc, void *cb_arg);\n \n@@ -549,4 +599,23 @@ __roc_api int roc_mcs_intr_configure(struct roc_mcs *mcs, struct roc_mcs_intr_cf\n __roc_api int roc_mcs_port_recovery(struct roc_mcs *mcs, union roc_mcs_event_data *mdata,\n \t\t\t\t    uint8_t port_id);\n \n+/* FIPS reset */\n+__roc_api int roc_mcs_fips_reset(struct roc_mcs *mcs, struct roc_mcs_fips_req *req);\n+/* FIPS mode set */\n+__roc_api int roc_mcs_fips_mode_set(struct roc_mcs *mcs, struct roc_mcs_fips_mode *req);\n+/* FIPS ctl set */\n+__roc_api int roc_mcs_fips_ctl_set(struct roc_mcs *mcs, struct roc_mcs_fips_ctl *req);\n+/* FIPS iv set */\n+__roc_api int roc_mcs_fips_iv_set(struct roc_mcs *mcs, struct roc_mcs_fips_iv *req);\n+/* FIPS ctr set */\n+__roc_api int roc_mcs_fips_ctr_set(struct roc_mcs *mcs, struct roc_mcs_fips_ctr *req);\n+/* FIPS key set */\n+__roc_api int roc_mcs_fips_key_set(struct roc_mcs *mcs, struct roc_mcs_fips_key *req);\n+/* FIPS block set */\n+__roc_api int roc_mcs_fips_block_set(struct roc_mcs *mcs, struct roc_mcs_fips_block *req);\n+/* FIPS start */\n+__roc_api int roc_mcs_fips_start(struct roc_mcs *mcs, struct roc_mcs_fips_req *req);\n+/* FIPS result */\n+__roc_api int roc_mcs_fips_result_get(struct roc_mcs *mcs, struct roc_mcs_fips_req *req,\n+\t\t\t\t      struct roc_mcs_fips_result_rsp *rsp);\n #endif /* _ROC_MCS_H_ */\n",
    "prefixes": [
        "v3",
        "10/15"
    ]
}