Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/121084/?format=api
{ "id": 121084, "url": "http://patches.dpdk.org/api/patches/121084/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20221220143232.2519650-11-ktejasree@marvell.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20221220143232.2519650-11-ktejasree@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20221220143232.2519650-11-ktejasree@marvell.com", "date": "2022-12-20T14:32:25", "name": "[10/17] crypto/cnxk: add support for SHA3 hash", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "95ba520fe6f2142a1ae64e375ddd373656b3b48b", "submitter": { "id": 1789, "url": "http://patches.dpdk.org/api/people/1789/?format=api", "name": "Tejasree Kondoj", "email": "ktejasree@marvell.com" }, "delegate": { "id": 6690, "url": "http://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20221220143232.2519650-11-ktejasree@marvell.com/mbox/", "series": [ { "id": 26195, "url": "http://patches.dpdk.org/api/series/26195/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=26195", "date": "2022-12-20T14:32:15", "name": "fixes and improvements to cnxk crytpo PMD", "version": 1, "mbox": "http://patches.dpdk.org/series/26195/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/121084/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/121084/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 2E59CA0545;\n\tTue, 20 Dec 2022 15:33:53 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 4BA2342D42;\n\tTue, 20 Dec 2022 15:33:08 +0100 (CET)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id 0EC7942D3F\n for <dev@dpdk.org>; Tue, 20 Dec 2022 15:33:05 +0100 (CET)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id\n 2BKEJKMW010037 for <dev@dpdk.org>; Tue, 20 Dec 2022 06:33:05 -0800", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3mhe5rnb5m-3\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Tue, 20 Dec 2022 06:33:05 -0800", "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.42;\n Tue, 20 Dec 2022 06:33:04 -0800", "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.42 via Frontend\n Transport; Tue, 20 Dec 2022 06:33:03 -0800", "from hyd1554.marvell.com (unknown [10.29.57.11])\n by maili.marvell.com (Postfix) with ESMTP id C5FA33F7070;\n Tue, 20 Dec 2022 06:33:01 -0800 (PST)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=K+orMziC3az4mBxr1xO1P0lX9KkFpMk4bnUFnYtdiBc=;\n b=eLhX7QyCzNQcPrlhvjkmXohEeATMa0E5avT0ti/eFVGQDexWQKYuBaQFTMrRlXZdsTkW\n zeEMb8z/CTU/GYIkAYkfEP3ht3aWn2N45WEQ2DpKQ7vhD9vhEFDgkCmvVX63DBP0At9V\n RRl1guBSbOluWEFcP0/sMB7suE2NiP3yn5wU8bnjwRJ1U7bhlx1Qmw36fbrIcgv28XN3\n HQQxSKpfofIDCcD7wB3gaa1Ig18fzOn8Vrsk1zhN1gk3+iGTxNqrxtIKJ/iiVl4BNzm4\n ES755WzFev6XxUZeFhiHZCR3ddK5XW4A7Rz7U0uEtyxtVYgkZw6fcLwffwwl3UiK4KLX 6A==", "From": "Tejasree Kondoj <ktejasree@marvell.com>", "To": "Akhil Goyal <gakhil@marvell.com>", "CC": "Volodymyr Fialko <vfialko@marvell.com>, Anoob Joseph <anoobj@marvell.com>,\n Vidya Sagar Velumuri <vvelumuri@marvell.com>, Gowrishankar Muthukrishnan\n <gmuthukrishn@marvell.com>,\n Aakash Sasidharan <asasidharan@marvell.com>, <dev@dpdk.org>", "Subject": "[PATCH 10/17] crypto/cnxk: add support for SHA3 hash", "Date": "Tue, 20 Dec 2022 20:02:25 +0530", "Message-ID": "<20221220143232.2519650-11-ktejasree@marvell.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20221220143232.2519650-1-ktejasree@marvell.com>", "References": "<20221220143232.2519650-1-ktejasree@marvell.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-GUID": "KYGjNIr-W83enf03OXMN4Ro-MFGuFMEA", "X-Proofpoint-ORIG-GUID": "KYGjNIr-W83enf03OXMN4Ro-MFGuFMEA", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1\n definitions=2022-12-20_05,2022-12-20_01,2022-06-22_01", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Volodymyr Fialko <vfialko@marvell.com>\n\nAdd support for SHA3 family hash and hmac operations.\n\nSigned-off-by: Volodymyr Fialko <vfialko@marvell.com>\n---\n doc/guides/cryptodevs/cnxk.rst | 8 +\n doc/guides/cryptodevs/features/cn10k.ini | 8 +\n doc/guides/cryptodevs/features/cn9k.ini | 8 +\n drivers/crypto/cnxk/cnxk_cryptodev.h | 2 +-\n .../crypto/cnxk/cnxk_cryptodev_capabilities.c | 164 ++++++++++++++++++\n drivers/crypto/cnxk/cnxk_cryptodev_ops.c | 2 +-\n drivers/crypto/cnxk/cnxk_se.h | 33 +++-\n 7 files changed, 222 insertions(+), 3 deletions(-)", "diff": "diff --git a/doc/guides/cryptodevs/cnxk.rst b/doc/guides/cryptodevs/cnxk.rst\nindex baf0e3c4fd..9b01e04e5f 100644\n--- a/doc/guides/cryptodevs/cnxk.rst\n+++ b/doc/guides/cryptodevs/cnxk.rst\n@@ -59,6 +59,14 @@ Hash algorithms:\n * ``RTE_CRYPTO_AUTH_SHA384_HMAC``\n * ``RTE_CRYPTO_AUTH_SHA512``\n * ``RTE_CRYPTO_AUTH_SHA512_HMAC``\n+* ``RTE_CRYPTO_AUTH_SHA3_224``\n+* ``RTE_CRYPTO_AUTH_SHA3_224_HMAC``\n+* ``RTE_CRYPTO_AUTH_SHA3_256``\n+* ``RTE_CRYPTO_AUTH_SHA3_256_HMAC``\n+* ``RTE_CRYPTO_AUTH_SHA3_384``\n+* ``RTE_CRYPTO_AUTH_SHA3_384_HMAC``\n+* ``RTE_CRYPTO_AUTH_SHA3_512``\n+* ``RTE_CRYPTO_AUTH_SHA3_512_HMAC``\n * ``RTE_CRYPTO_AUTH_SNOW3G_UIA2``\n * ``RTE_CRYPTO_AUTH_ZUC_EIA3``\n * ``RTE_CRYPTO_AUTH_AES_CMAC``\ndiff --git a/doc/guides/cryptodevs/features/cn10k.ini b/doc/guides/cryptodevs/features/cn10k.ini\nindex 6e4e0e0095..44b61663fc 100644\n--- a/doc/guides/cryptodevs/features/cn10k.ini\n+++ b/doc/guides/cryptodevs/features/cn10k.ini\n@@ -63,6 +63,14 @@ ZUC EIA3 = Y\n AES CMAC (128) = Y\n AES CMAC (192) = Y\n AES CMAC (256) = Y\n+SHA3_224 = Y\n+SHA3_224 HMAC = Y\n+SHA3_256 = Y\n+SHA3_256 HMAC = Y\n+SHA3_384 = Y\n+SHA3_384 HMAC = Y\n+SHA3_512 = Y\n+SHA3_512 HMAC = Y\n \n ;\n ; Supported AEAD algorithms of 'cn10k' crypto driver.\ndiff --git a/doc/guides/cryptodevs/features/cn9k.ini b/doc/guides/cryptodevs/features/cn9k.ini\nindex f9c896f6bd..e7b287db26 100644\n--- a/doc/guides/cryptodevs/features/cn9k.ini\n+++ b/doc/guides/cryptodevs/features/cn9k.ini\n@@ -64,6 +64,14 @@ ZUC EIA3 = Y\n AES CMAC (128) = Y\n AES CMAC (192) = Y\n AES CMAC (256) = Y\n+SHA3_224 = Y\n+SHA3_224 HMAC = Y\n+SHA3_256 = Y\n+SHA3_256 HMAC = Y\n+SHA3_384 = Y\n+SHA3_384 HMAC = Y\n+SHA3_512 = Y\n+SHA3_512 HMAC = Y\n \n ;\n ; Supported AEAD algorithms of 'cn9k' crypto driver.\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev.h b/drivers/crypto/cnxk/cnxk_cryptodev.h\nindex 48bd6e144c..8241ee67d0 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev.h\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev.h\n@@ -10,7 +10,7 @@\n \n #include \"roc_cpt.h\"\n \n-#define CNXK_CPT_MAX_CAPS\t 37\n+#define CNXK_CPT_MAX_CAPS\t 45\n #define CNXK_SEC_CRYPTO_MAX_CAPS 16\n #define CNXK_SEC_MAX_CAPS\t 9\n #define CNXK_AE_EC_ID_MAX\t 8\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c b/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c\nindex 9dfbf875ec..b2197a12be 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c\n@@ -337,6 +337,169 @@ static const struct rte_cryptodev_capabilities caps_sha1_sha2[] = {\n \t},\n };\n \n+static const struct rte_cryptodev_capabilities caps_sha3[] = {\n+\t{\t/* SHA3_224 */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_224,\n+\t\t\t\t.block_size = 144,\n+\t\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 0,\n+\t\t\t\t\t.max = 0,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 28,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_224 HMAC */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_224_HMAC,\n+\t\t\t\t.block_size = 144,\n+\t\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 1024,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 28,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_256 */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_256,\n+\t\t\t\t.block_size = 136,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 0,\n+\t\t\t\t\t.max = 0,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 32,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_256 HMAC */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_256_HMAC,\n+\t\t\t\t.block_size = 136,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 1024,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 32,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_384 */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_384,\n+\t\t\t\t.block_size = 104,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 0,\n+\t\t\t\t\t.max = 0,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 48,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_384 HMAC */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_384_HMAC,\n+\t\t\t\t.block_size = 104,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 1024,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 48,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_512 */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_512,\n+\t\t\t\t.block_size = 72,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 0,\n+\t\t\t\t\t.max = 0,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 64,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* SHA3_512 HMAC */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA3_512_HMAC,\n+\t\t\t\t.block_size = 72,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 1024,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 64,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+};\n+\n static const struct rte_cryptodev_capabilities caps_chacha20[] = {\n \t{\t/* Chacha20-Poly1305 */\n \t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n@@ -1265,6 +1428,7 @@ crypto_caps_populate(struct rte_cryptodev_capabilities cnxk_caps[],\n \n \tCPT_CAPS_ADD(cnxk_caps, &cur_pos, hw_caps, mul);\n \tCPT_CAPS_ADD(cnxk_caps, &cur_pos, hw_caps, sha1_sha2);\n+\tCPT_CAPS_ADD(cnxk_caps, &cur_pos, hw_caps, sha3);\n \tCPT_CAPS_ADD(cnxk_caps, &cur_pos, hw_caps, chacha20);\n \tCPT_CAPS_ADD(cnxk_caps, &cur_pos, hw_caps, zuc_snow3g);\n \tCPT_CAPS_ADD(cnxk_caps, &cur_pos, hw_caps, aes);\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev_ops.c b/drivers/crypto/cnxk/cnxk_cryptodev_ops.c\nindex eb2ed0d103..92e8755671 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev_ops.c\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev_ops.c\n@@ -627,7 +627,7 @@ cnxk_cpt_inst_w7_get(struct cnxk_se_sess *sess, struct roc_cpt *roc_cpt)\n \tinst_w7.s.cptr = (uint64_t)&sess->roc_se_ctx.se_ctx;\n \n \t/* Set the engine group */\n-\tif (sess->zsk_flag || sess->aes_ctr_eea2)\n+\tif (sess->zsk_flag || sess->aes_ctr_eea2 || sess->is_sha3)\n \t\tinst_w7.s.egrp = roc_cpt->eng_grp[CPT_ENG_TYPE_SE];\n \telse\n \t\tinst_w7.s.egrp = roc_cpt->eng_grp[CPT_ENG_TYPE_IE];\ndiff --git a/drivers/crypto/cnxk/cnxk_se.h b/drivers/crypto/cnxk/cnxk_se.h\nindex 88049ac431..092cdd88e7 100644\n--- a/drivers/crypto/cnxk/cnxk_se.h\n+++ b/drivers/crypto/cnxk/cnxk_se.h\n@@ -39,6 +39,8 @@ struct cnxk_se_sess {\n \tuint16_t zs_auth : 4;\n \tuint16_t dp_thr_type : 8;\n \tuint16_t aad_length;\n+\tuint8_t is_sha3 : 1;\n+\tuint8_t rsvd : 7;\n \tuint8_t mac_len;\n \tuint8_t iv_length;\n \tuint8_t auth_iv_length;\n@@ -163,18 +165,26 @@ cpt_mac_len_verify(struct rte_crypto_auth_xform *auth)\n \t\tbreak;\n \tcase RTE_CRYPTO_AUTH_SHA224:\n \tcase RTE_CRYPTO_AUTH_SHA224_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_224:\n+\tcase RTE_CRYPTO_AUTH_SHA3_224_HMAC:\n \t\tret = (mac_len <= 28) ? 0 : -1;\n \t\tbreak;\n \tcase RTE_CRYPTO_AUTH_SHA256:\n \tcase RTE_CRYPTO_AUTH_SHA256_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_256:\n+\tcase RTE_CRYPTO_AUTH_SHA3_256_HMAC:\n \t\tret = (mac_len <= 32) ? 0 : -1;\n \t\tbreak;\n \tcase RTE_CRYPTO_AUTH_SHA384:\n \tcase RTE_CRYPTO_AUTH_SHA384_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_384:\n+\tcase RTE_CRYPTO_AUTH_SHA3_384_HMAC:\n \t\tret = (mac_len <= 48) ? 0 : -1;\n \t\tbreak;\n \tcase RTE_CRYPTO_AUTH_SHA512:\n \tcase RTE_CRYPTO_AUTH_SHA512_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_512:\n+\tcase RTE_CRYPTO_AUTH_SHA3_512_HMAC:\n \t\tret = (mac_len <= 64) ? 0 : -1;\n \t\tbreak;\n \tcase RTE_CRYPTO_AUTH_NULL:\n@@ -1848,7 +1858,7 @@ fill_sess_cipher(struct rte_crypto_sym_xform *xform, struct cnxk_se_sess *sess)\n static __rte_always_inline int\n fill_sess_auth(struct rte_crypto_sym_xform *xform, struct cnxk_se_sess *sess)\n {\n-\tuint8_t zsk_flag = 0, zs_auth = 0, aes_gcm = 0, is_null = 0;\n+\tuint8_t zsk_flag = 0, zs_auth = 0, aes_gcm = 0, is_null = 0, is_sha3 = 0;\n \tstruct rte_crypto_auth_xform *a_form;\n \troc_se_auth_type auth_type = 0; /* NULL Auth type */\n \n@@ -1900,6 +1910,26 @@ fill_sess_auth(struct rte_crypto_sym_xform *xform, struct cnxk_se_sess *sess)\n \tcase RTE_CRYPTO_AUTH_SHA384:\n \t\tauth_type = ROC_SE_SHA2_SHA384;\n \t\tbreak;\n+\tcase RTE_CRYPTO_AUTH_SHA3_224_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_224:\n+\t\tis_sha3 = 1;\n+\t\tauth_type = ROC_SE_SHA3_SHA224;\n+\t\tbreak;\n+\tcase RTE_CRYPTO_AUTH_SHA3_256_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_256:\n+\t\tis_sha3 = 1;\n+\t\tauth_type = ROC_SE_SHA3_SHA256;\n+\t\tbreak;\n+\tcase RTE_CRYPTO_AUTH_SHA3_384_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_384:\n+\t\tis_sha3 = 1;\n+\t\tauth_type = ROC_SE_SHA3_SHA384;\n+\t\tbreak;\n+\tcase RTE_CRYPTO_AUTH_SHA3_512_HMAC:\n+\tcase RTE_CRYPTO_AUTH_SHA3_512:\n+\t\tis_sha3 = 1;\n+\t\tauth_type = ROC_SE_SHA3_SHA512;\n+\t\tbreak;\n \tcase RTE_CRYPTO_AUTH_MD5_HMAC:\n \tcase RTE_CRYPTO_AUTH_MD5:\n \t\tauth_type = ROC_SE_MD5_TYPE;\n@@ -1959,6 +1989,7 @@ fill_sess_auth(struct rte_crypto_sym_xform *xform, struct cnxk_se_sess *sess)\n \tsess->aes_gcm = aes_gcm;\n \tsess->mac_len = a_form->digest_length;\n \tsess->is_null = is_null;\n+\tsess->is_sha3 = is_sha3;\n \tif (zsk_flag) {\n \t\tsess->auth_iv_offset = a_form->iv.offset;\n \t\tsess->auth_iv_length = a_form->iv.length;\n", "prefixes": [ "10/17" ] }