get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/110998/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 110998,
    "url": "http://patches.dpdk.org/api/patches/110998/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20220510185725.27001-1-jeffd@silicom-usa.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20220510185725.27001-1-jeffd@silicom-usa.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20220510185725.27001-1-jeffd@silicom-usa.com",
    "date": "2022-05-10T18:57:25",
    "name": "net/ixgbe: Limit SDP3 check of TX_DISABLE to appropriate devices",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "22da3ea938d806b392cdb4e7c5d07eb4d2a2f556",
    "submitter": {
        "id": 2500,
        "url": "http://patches.dpdk.org/api/people/2500/?format=api",
        "name": "Jeff Daly",
        "email": "jeffd@silicom-usa.com"
    },
    "delegate": {
        "id": 1540,
        "url": "http://patches.dpdk.org/api/users/1540/?format=api",
        "username": "qzhan15",
        "first_name": "Qi",
        "last_name": "Zhang",
        "email": "qi.z.zhang@intel.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20220510185725.27001-1-jeffd@silicom-usa.com/mbox/",
    "series": [
        {
            "id": 22874,
            "url": "http://patches.dpdk.org/api/series/22874/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=22874",
            "date": "2022-05-10T18:57:25",
            "name": "net/ixgbe: Limit SDP3 check of TX_DISABLE to appropriate devices",
            "version": 1,
            "mbox": "http://patches.dpdk.org/series/22874/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/110998/comments/",
    "check": "fail",
    "checks": "http://patches.dpdk.org/api/patches/110998/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id F2D77A0093;\n\tTue, 10 May 2022 20:57:44 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 4F40841156;\n\tTue, 10 May 2022 20:57:44 +0200 (CEST)",
            "from EUR05-AM6-obe.outbound.protection.outlook.com\n (mail-am6eur05on2137.outbound.protection.outlook.com [40.107.22.137])\n by mails.dpdk.org (Postfix) with ESMTP id 6BDB7406B4;\n Tue, 10 May 2022 20:57:43 +0200 (CEST)",
            "from VI1PR0402MB3517.eurprd04.prod.outlook.com (2603:10a6:803:b::16)\n by VE1PR04MB7310.eurprd04.prod.outlook.com (2603:10a6:800:1a2::9)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5227.23; Tue, 10 May\n 2022 18:57:41 +0000",
            "from VI1PR0402MB3517.eurprd04.prod.outlook.com\n ([fe80::71c2:8a66:2a97:a0b9]) by VI1PR0402MB3517.eurprd04.prod.outlook.com\n ([fe80::71c2:8a66:2a97:a0b9%5]) with mapi id 15.20.5227.023; Tue, 10 May 2022\n 18:57:40 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=Eq/vg74bSOf9ZxRVpHIlBDvfSv/rTP0lnOgNdaroxIDSrgQPAHwf2wuVxSqnnpUBMTrtJ8wcWMqaRaaQoP81mKoBWKzoFkPIgzfapw9/E2RK2QOpdY9MukcS02mFPuz56CRiJeEP39dBxiplAaa8afAdBb44j7S3IcOlRtB9Qo4IFdIlAups64b+4AT9y9TiDqKfaUMRQ8k0/5LEWSaPuHVYLFile6V0PZYTaJSSNCkTwdjzJrc0W9mQ12UjXfommHnRvrO5LTkm+Qzk0vFeLFgaHPYglP/mEJIbA3f0bd+/4tCp2LbLpGwWpTDQnL8dPz1szQFa+6UwpiCr/zpHeQ==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=gvTqSpChygxmsrJ9FAOlGQlMPbk7YEzkO5YiZ5F5Y/c=;\n b=Y39+H7Tdv7IyfdJ7fw5mGZRWnalD31TVy85P4j9X815QvWCRe7H+hfcXPjkwaEiBxc6k9xVepcqymFKzCtLVxz64qqTSMfRT86t9ou70ykR7vexsbYAKir+OQr+ZpfksK/sStX7NaEZ7lYSqBkr0I9roKX2NBEDrKAtY5FKJBhmYEniZUVIv7cnlNToBp61xAUbsklK6oSQ3dFrALql9kr0j9p3ttIViMopWnmrNbmji8xuglTKfQlfb+ZV6JXS1miBtJGcgUgFSMageLo07nH2I3ZoO/KpVlQY3mx4DKKOi1gemey+xZtsgScrrH/tSijNlok6IPIxHXjn0/n+hIA==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=silicom-usa.com; dmarc=pass action=none\n header.from=silicom-usa.com; dkim=pass header.d=silicom-usa.com; arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=SILICOMLTD.onmicrosoft.com; s=selector2-SILICOMLTD-onmicrosoft-com;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=gvTqSpChygxmsrJ9FAOlGQlMPbk7YEzkO5YiZ5F5Y/c=;\n b=UPpwhUInYGNOo1Z9wqyIP9fYlxXmmxfYV08yMy5/x+3M11UwDX6a4qnpAz7xxWCEUqcGHL0OX0jj9zfdp4EHShtIhSKDs1GUaN1xUP/H7NwbX9Se7jsKqhRXC93Olq2bzf9Wxuzlj0MJmaAQDTOHhDgFZEs/SgV/Xlz1o4hIXE0=",
        "Authentication-Results": "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=silicom-usa.com;",
        "From": "Jeff Daly <jeffd@silicom-usa.com>",
        "To": "Qiming Yang <qiming.yang@intel.com>, Wenjun Wu <wenjun1.wu@intel.com>,\n Wei Zhao <wei.zhao1@intel.com>, Xiao Zhang <xiao.zhang@intel.com>,\n Xiaolong Ye <xiaolong.ye@intel.com>, Lunyuan Cui <lunyuanx.cui@intel.com>",
        "Cc": "dev@dpdk.org,\n\tstable@dpdk.org",
        "Subject": "[PATCH] net/ixgbe: Limit SDP3 check of TX_DISABLE to appropriate\n devices",
        "Date": "Tue, 10 May 2022 14:57:25 -0400",
        "Message-Id": "<20220510185725.27001-1-jeffd@silicom-usa.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-ClientProxiedBy": "BL1PR13CA0319.namprd13.prod.outlook.com\n (2603:10b6:208:2c1::24) To VI1PR0402MB3517.eurprd04.prod.outlook.com\n (2603:10a6:803:b::16)",
        "MIME-Version": "1.0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "7db9f659-dce3-49a4-f96a-08da32b6f52b",
        "X-MS-TrafficTypeDiagnostic": "VE1PR04MB7310:EE_",
        "X-Microsoft-Antispam-PRVS": "\n <VE1PR04MB731014E799F3C8184A0CD6A4EAC99@VE1PR04MB7310.eurprd04.prod.outlook.com>",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n ETtAV7CzJZpIlVI5xdGUbJIWAG1ACHVQkMBhY+5xg5a47r3l6WCB5cDryxE55mE4tHm6TbnGnEXfM+jXNK0Fyf8NM7f/1bYnKpNIKwmnt0sBqEf4O0hcZyTynkdY+skzf4BsyLimlWy1CKt42XS3BqVwvxYrhBhAxeqlL1EesE84xP9BVT1g9Xdb2Zdo4bED7sKWA7PZZukj/CSfINXGZPKV+HzU59idBKzJgvOZeH4GBTYGXHGD0uZDJOAphILSEcFcpN6Lg9i51/uK0dqDY/uwt3vOq+3yNFN4WWDreXBquZvXIBoOq5nBZhNZqkc/phEhK5ULcg5aY0DEuUCflLEpJQ0PV2V0FzV8o2tIrQCFbevJ19/WjhyglNWkP+HLqWUSHMCGlqbY4HX567gmbqiDwS8RvLoP83Fal7AkKY+hiK21Lim2UVtanb6SC4PCGsbZtupuk7NCVo5mYney9+d5NwjXImiffNdTWvuaVK667O9dhYPzFZKxdi4HaU4BQMm82kr/HF+VAq1j/261oaEzhKnuyCRukGKCcvA6/zJllwN51tMCi7e4gHU+Lx3P7bdIylsg9/NXZjLKeN64h29h69aA4EwlWRkiCvCsQs+0CKowbtbY9ckA/rMWBrvCUwDDnIcCdLXJoKeR907PxSvV8hFLbyibYdNtAerbuWrTinQnwhawFvtUWqHXsNZZ80XyRy7zJhQyNmtun5XYHQ==",
        "X-Forefront-Antispam-Report": "CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:VI1PR0402MB3517.eurprd04.prod.outlook.com; PTR:;\n CAT:NONE;\n SFS:(13230001)(4636009)(366004)(1076003)(186003)(6512007)(86362001)(5660300002)(26005)(8936002)(4326008)(8676002)(66476007)(38100700002)(2906002)(66946007)(66556008)(83380400001)(2616005)(6486002)(6506007)(52116002)(508600001)(36756003)(6666004)(316002)(38350700002)(110136005);\n DIR:OUT; SFP:1102;",
        "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1",
        "X-MS-Exchange-AntiSpam-MessageData-0": "\n 4W6NZM2o4+0RsJFeX9I+g3+jFh45AgEyQ8BtTWHgTwJHbN37/vaUB0TQVstL92StzAnsUghmoUvTHxJnA2nWqFdS+ZklTH0bCF3uJcmhuSqgl4vFjsWc9TTgY1LuTFYQxisINo83B/3C2gXVPWwVve/3takp3uhPFDW4dpp4VRyKwoVpJhRtmn6atxUjQJ0QJAahg9KBKTnI73omQNcHbwigWKi5e39QqdFO2vhxcug68zAmYogfDDaH7eDS/l1AepEKpNFPG8pIKmdbgCqSrGxz0epF53JsscVJgFPFjtSIhjYRCeXkL1kS9nkdnnd/67xbBv4G+ADUc+29/qThNZ6O3JZVn2/6abg6ipICyvzW0oqOE9BvwI8SI6L4K3G3gECPesEILOJ4ULP9NeHG12C64bE1f6CNWWLmSMuL9h3EaWscaO0F/rj63eycF8CasZTTSWKjcsOdNiO58xkCuFlgvlRLefEkEnXK3ue4Tjgu/DyxEJgXOZ05fTgbmQAZ5aIYV6MfKcN48YAsEU32s9gXqmqoDz7VXTVVGfTQj9HeDu6uzk3mDHsT2iuqjYmJvQAZ2T+TIvoAJOuWML6TC1QzmAXSyG+kbbjyav2SD/JgDRS7ZtDH0znQ+0G9AO/qDO7p4nqSE3O54YNd86QTb/XwWPV7DrwU2GSxJuPoSu91EEiS4qrCAWiCKVQVLiBiPkN/WCRcrTBQsBu2fnDdadqIppGG3vwCsHJ/9jlFNary+36Optme06ByxHZ17UEiDEEhTC3Zc1ipNRoGc93T9bslRM2pRpoWjrMcL8TQ8LFrOEXh9t0olPx04H7L8sSa8v6M5UJrCzfSdmacy+bcFC6/c853EJ/ADSgira7gC8qs4x4R6b1PJat5JKolOEnKxZ9hlg3Idg8EI5v76U5uxx+a7Q12NURXKynsIsGUaTYp4bpkLMjTLlG7Mq9Hrf0F4Fv1R//pCpynymXns+1pujYqf75NVa9IQvpiFiRb2nEqPaHlVPLpKb4MROXjnT045dG/GAAzT/k641JIT16JZpaDk+WijdoS2FwlrwqHn0rhbl5dxsnNmolMl+GdJL2zZGuSU8FhVeSEkeQmpFuiyEsSy+AH7lxK1JwYa2aE6WJriFRSo/jnoB5Aey7FLMQizYlt01dixhmMNpGvjMa5BBqp8BdwE+9exY/ax9iYnaYaSG8UfWdPXH5hR0NlMnRaFffDrE9K8q5iijwUSfmmtyM6sXRVeAu7WRnzg3ZzoGEHDVTaYmseEb9nVlsDSTpb0CGjMiVzjBJtdOZusCXBaBhGOIwbgr9Uiz54WpBKehjib5HzQp7hHhEkEJVsnIDCOizEG/guRfIbX665S+AVqOEvEFzYyEt3kJI7Kqhj25nyTRoDiiC6cxCVQf/5O9IjZ1ONNvSnpQeChvojjdU1/tl3s72jeg81jYYuC5k2B17jH86JithMueZAI2MieFrFzq9ioRzEePEG3KgOHIZcFDHMn+oA0vFxqBgu8bUOQ4jr8lqK2wkMbn6yn4Z5woCRqXi8vkvZ5EhTitq/9BVyLXPb6w5qbuSQjzLXle16Sec05MfpPlT54zZM3MkoUdOb69RXiHFotaDCcWBeJpnwmg+Z0e8J3J7oeoMIjHHHcSxo9KXY5j34TjTabIhssNrEWyckLCuEeGBLKBoLvbe/7T/DmKAm/jcOxjA00yn+ANSKnpT+v9tjK9gJjpuz3rC5DQ9cJzR7YrA1zZMpAXSR7Q==",
        "X-OriginatorOrg": "silicom-usa.com",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 7db9f659-dce3-49a4-f96a-08da32b6f52b",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n VI1PR0402MB3517.eurprd04.prod.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Internal",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "10 May 2022 18:57:40.7270 (UTC)",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted",
        "X-MS-Exchange-CrossTenant-Id": "c9e326d8-ce47-4930-8612-cc99d3c87ad1",
        "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED",
        "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n X8hA/C1CIoP/0vJm/28dAG27KhLvx0bx6tzDLKzr5O0WNZ3SJglDx5xbnwDJGM7DhJttG5DBETO2lexeirXNSA==",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "VE1PR04MB7310",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "1ca05831b9b added a check that SDP3 (used as a TX_DISABLE output to the\nSFP cage on these cards) is not asserted to avoid incorrectly reporting\nlink up when the SFP's laser is turned off.\n\nff8162cb957 limited this workaround to fiber ports\n\nThis patch:\n* Adds devarg 'fiber_sdp3_no_tx_disable' not all fiber ixgbe devs use\n  SDP3 as TX_DISABLE\n\nFixes: 1ca05831b9b (\"net/ixgbe: fix link status\")\nFixes: ff8162cb957 (\"net/ixgbe: fix link status\")\nCc: stable@dpdk.org\n\nSigned-off-by: Jeff Daly <jeffd@silicom-usa.com>\n---\n doc/guides/nics/ixgbe.rst        | 17 ++++++++++++++\n drivers/net/ixgbe/ixgbe_ethdev.c | 39 +++++++++++++++++++++++++++++++-\n drivers/net/ixgbe/ixgbe_ethdev.h |  3 +++\n 3 files changed, 58 insertions(+), 1 deletion(-)",
    "diff": "diff --git a/doc/guides/nics/ixgbe.rst b/doc/guides/nics/ixgbe.rst\nindex 82fa453fa28e..ad1a3da6101e 100644\n--- a/doc/guides/nics/ixgbe.rst\n+++ b/doc/guides/nics/ixgbe.rst\n@@ -101,6 +101,23 @@ To guarantee the constraint, capabilities in dev_conf.rxmode.offloads will be ch\n \n fdir_conf->mode will also be checked.\n \n+Disable SDP3 TX_DISABLE for Fiber Links\n+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\n+\n+The following ``devargs`` option can be enabled at runtime.  It must\n+be passed as part of EAL arguments. For example,\n+\n+.. code-block:: console\n+\n+   dpdk-testpmd -a fiber_sdp3_no_tx_disable=1 -- -i\n+\n+- ``fiber_sdp3_no_tx_disable`` (default **0**)\n+\n+  Not all IXGBE implementations with SFP cages use the SDP3 signal as\n+  TX_DISABLE as a means to disable the laser on fiber SFP modules.\n+  This option informs the driver that in this case, SDP3 is not to be\n+  used as a check for link up by testing for laser on/off.\n+\n VF Runtime Options\n ^^^^^^^^^^^^^^^^^^\n \ndiff --git a/drivers/net/ixgbe/ixgbe_ethdev.c b/drivers/net/ixgbe/ixgbe_ethdev.c\nindex 2da3f67bbc78..f31bbb78956d 100644\n--- a/drivers/net/ixgbe/ixgbe_ethdev.c\n+++ b/drivers/net/ixgbe/ixgbe_ethdev.c\n@@ -128,6 +128,13 @@\n #define IXGBE_EXVET_VET_EXT_SHIFT              16\n #define IXGBE_DMATXCTL_VT_MASK                 0xFFFF0000\n \n+#define IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE\t\"fiber_sdp3_no_tx_disable\"\n+\n+static const char * const ixgbe_valid_arguments[] = {\n+\tIXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE,\n+\tNULL\n+};\n+\n #define IXGBEVF_DEVARG_PFLINK_FULLCHK\t\t\"pflink_fullchk\"\n \n static const char * const ixgbevf_valid_arguments[] = {\n@@ -348,6 +355,8 @@ static int ixgbe_dev_udp_tunnel_port_del(struct rte_eth_dev *dev,\n static int ixgbe_filter_restore(struct rte_eth_dev *dev);\n static void ixgbe_l2_tunnel_conf(struct rte_eth_dev *dev);\n static int ixgbe_wait_for_link_up(struct ixgbe_hw *hw);\n+static int devarg_handle_int(__rte_unused const char *key, const char *value,\n+\t\t\t     void *extra_args);\n \n /*\n  * Define VF Stats MACRO for Non \"cleared on read\" register\n@@ -1032,6 +1041,29 @@ ixgbe_swfw_lock_reset(struct ixgbe_hw *hw)\n \tixgbe_release_swfw_semaphore(hw, mask);\n }\n \n+static void\n+ixgbe_parse_devargs(struct ixgbe_adapter *adapter,\n+\t\t      struct rte_devargs *devargs)\n+{\n+\tstruct rte_kvargs *kvlist;\n+\tuint16_t sdp3_no_tx_disable;\n+\n+\tif (devargs == NULL)\n+\t\treturn;\n+\n+\tkvlist = rte_kvargs_parse(devargs->args, ixgbe_valid_arguments);\n+\tif (kvlist == NULL)\n+\t\treturn;\n+\n+\tif (rte_kvargs_count(kvlist, IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE) == 1 &&\n+\t    rte_kvargs_process(kvlist, IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE,\n+\t\t\t       devarg_handle_int, &sdp3_no_tx_disable) == 0 &&\n+\t    sdp3_no_tx_disable == 1)\n+\t\tadapter->sdp3_no_tx_disable = 1;\n+\n+\trte_kvargs_free(kvlist);\n+}\n+\n /*\n  * This function is based on code in ixgbe_attach() in base/ixgbe.c.\n  * It returns 0 on success.\n@@ -1095,6 +1127,8 @@ eth_ixgbe_dev_init(struct rte_eth_dev *eth_dev, void *init_params __rte_unused)\n \t}\n \n \trte_atomic32_clear(&ad->link_thread_running);\n+\tixgbe_parse_devargs(eth_dev->data->dev_private,\n+\t\t\t    pci_dev->device.devargs);\n \trte_eth_copy_pci_info(eth_dev, pci_dev);\n \teth_dev->data->dev_flags |= RTE_ETH_DEV_AUTOFILL_QUEUE_XSTATS;\n \n@@ -4261,7 +4295,8 @@ ixgbe_dev_link_update_share(struct rte_eth_dev *dev,\n \t\treturn rte_eth_linkstatus_set(dev, &link);\n \t}\n \n-\tif (ixgbe_get_media_type(hw) == ixgbe_media_type_fiber) {\n+\tif (ixgbe_get_media_type(hw) == ixgbe_media_type_fiber &&\n+\t    !ad->sdp3_no_tx_disable) {\n \t\tesdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);\n \t\tif ((esdp_reg & IXGBE_ESDP_SDP3))\n \t\t\tlink_up = 0;\n@@ -8250,6 +8285,8 @@ ixgbe_dev_macsec_register_disable(struct rte_eth_dev *dev)\n RTE_PMD_REGISTER_PCI(net_ixgbe, rte_ixgbe_pmd);\n RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe, pci_id_ixgbe_map);\n RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe, \"* igb_uio | uio_pci_generic | vfio-pci\");\n+RTE_PMD_REGISTER_PARAM_STRING(net_ixgbe,\n+\t\t\t      IXGBE_DEVARG_FIBER_SDP3_NOT_TX_DISABLE \"=<0|1>\");\n RTE_PMD_REGISTER_PCI(net_ixgbe_vf, rte_ixgbevf_pmd);\n RTE_PMD_REGISTER_PCI_TABLE(net_ixgbe_vf, pci_id_ixgbevf_map);\n RTE_PMD_REGISTER_KMOD_DEP(net_ixgbe_vf, \"* igb_uio | vfio-pci\");\ndiff --git a/drivers/net/ixgbe/ixgbe_ethdev.h b/drivers/net/ixgbe/ixgbe_ethdev.h\nindex 69e0e82a5b1a..cc6049a66ad1 100644\n--- a/drivers/net/ixgbe/ixgbe_ethdev.h\n+++ b/drivers/net/ixgbe/ixgbe_ethdev.h\n@@ -501,6 +501,9 @@ struct ixgbe_adapter {\n \t/* For RSS reta table update */\n \tuint8_t rss_reta_updated;\n \n+\t/* Used for limiting SDP3 TX_DISABLE checks */\n+\tuint8_t sdp3_no_tx_disable;\n+\n \t/* Used for VF link sync with PF's physical and logical (by checking\n \t * mailbox status) link status.\n \t */\n",
    "prefixes": []
}