Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/106589/?format=api
{ "id": 106589, "url": "http://patches.dpdk.org/api/patches/106589/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20220127034716.12497-1-eagostini@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220127034716.12497-1-eagostini@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220127034716.12497-1-eagostini@nvidia.com", "date": "2022-01-27T03:47:15", "name": "[v4,1/2] gpudev: expose GPU memory to CPU", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "13b4d2e21e936aae6137b7f080689d70765d9b36", "submitter": { "id": 1571, "url": "http://patches.dpdk.org/api/people/1571/?format=api", "name": "Elena Agostini", "email": "eagostini@nvidia.com" }, "delegate": null, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20220127034716.12497-1-eagostini@nvidia.com/mbox/", "series": [ { "id": 21386, "url": "http://patches.dpdk.org/api/series/21386/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=21386", "date": "2022-01-27T03:47:15", "name": "[v4,1/2] gpudev: expose GPU memory to CPU", "version": 4, "mbox": "http://patches.dpdk.org/series/21386/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/106589/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/106589/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 59D00A04A3;\n\tWed, 26 Jan 2022 20:38:05 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id B1EF542752;\n\tWed, 26 Jan 2022 20:38:04 +0100 (CET)", "from NAM10-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam10on2078.outbound.protection.outlook.com [40.107.93.78])\n by mails.dpdk.org (Postfix) with ESMTP id BD7354274B\n for <dev@dpdk.org>; Wed, 26 Jan 2022 20:38:03 +0100 (CET)", "from BN9PR03CA0957.namprd03.prod.outlook.com (2603:10b6:408:108::32)\n by MN2PR12MB4488.namprd12.prod.outlook.com (2603:10b6:208:24e::19)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4930.15; Wed, 26 Jan\n 2022 19:38:02 +0000", "from BN8NAM11FT034.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:108:cafe::ac) by BN9PR03CA0957.outlook.office365.com\n (2603:10b6:408:108::32) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4930.15 via Frontend\n Transport; Wed, 26 Jan 2022 19:38:02 +0000", "from mail.nvidia.com (12.22.5.236) by\n BN8NAM11FT034.mail.protection.outlook.com (10.13.176.139) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4930.15 via Frontend Transport; Wed, 26 Jan 2022 19:38:01 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL109.nvidia.com\n (10.27.9.19) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Wed, 26 Jan 2022 19:37:52 +0000", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9; Wed, 26 Jan 2022\n 11:37:51 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=eL5SXyvW+7w32DumATv3hEoRuAMHkFDZCOxBC4W3oC4u1C/1u4hsGLobyUoPAuLxhLNsLU5z5d7v0cSnwwkSd8P8t1s1B/SDo5RRcPcPo4WbOmgUD6CQPhzyzgLrXw6yjILAS92GBUvbcVzkKSRnk6yx0jTDloJBqZxsJqHe+3fvixR3fZt2SnjyAyaNtjM2o0clX0dq4dM0HeRDhhgmeGbv5bQX0J5VUzsTw2NEJ6T0oa9N0DOUaiDBJpyNhvnepg1lCsKtsPfWs1nh3h+noZFkj7APobGD1d8fBgk/c30IHIn1Tp6TsWlmiUuN41PJgY4Ily4XnKWZokvnU1X8LQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=jgkZjzReSpwX9Iamekp5aDjgvu256BHfz9qbcApptzo=;\n b=DUPe0WzwxwtBdIYx+A93wM8KHuIJtsQ2RF+nZBIRHz3QSYrbZKrHDq26sW1Bz4hnDOzFtc2KGf4jo2Wp8tiJHNQh4DtnyEco9/ydaF3UlajrSdaKK5UY2UzGZtxhFICl8uz+mEP0nlvaH94W6yWPyk86jUXS9I1lpC+yDdc7Gg0g+A0VjmsnzwnvnSfAW2Wcg+R2fBahFCju3s5ghHM7ONhH2m/6//I5U8bGmKWNLR90TjhRh9qmJqvc8aXOT0cm5g+biZF1IAM+Y0HY6eUGL9vtOeL/FEmAw86IHW11yPowbSd3+TTpkDqkpubYgm5svxldH3ngqPMlr7DxNH+Cxg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 12.22.5.236) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass\n (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none\n (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=jgkZjzReSpwX9Iamekp5aDjgvu256BHfz9qbcApptzo=;\n b=rL6tmkgHzRAjl8KjqTw1Z5s4nVGykuk+Pkqr+9DatWWzwF2EyWd7lX9xNvm/q5kxmUxRacvfEOosXi5EOyHZan6EBp2Wk92zUbRCc59nrUEaIyONvo7LvR2z9k+tfSud9UYrr461Y0HeaK1M39i5RqIS1usw5YPatxRGg1eNztzHdGgy0qf8dcUX6dtFB+CJRnhrKL7rOoNM/bcjqb8AY12tYA8RC0RLonhwLahgBhO/xDNqUKElW5yJzL5YgB7QCM3TkfCdkBzHfVBay1Qjn25UPivn4wgrNdc8tn2mncq42LdLANhHSyeh+IDglmXtjYXYh0A2dwWiHiroh99UwQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 12.22.5.236)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 12.22.5.236 as permitted sender) receiver=protection.outlook.com;\n client-ip=12.22.5.236; helo=mail.nvidia.com;", "From": "<eagostini@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "Elena Agostini <eagostini@nvidia.com>", "Subject": "[PATCH v4 1/2] gpudev: expose GPU memory to CPU", "Date": "Thu, 27 Jan 2022 03:47:15 +0000", "Message-ID": "<20220127034716.12497-1-eagostini@nvidia.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20220104023408.13379-1-eagostini@nvidia.com>", "References": "<20220104023408.13379-1-eagostini@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "drhqmail202.nvidia.com (10.126.190.181) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "2ac5f6db-7474-48e9-9cea-08d9e1035d72", "X-MS-TrafficTypeDiagnostic": "MN2PR12MB4488:EE_", "X-Microsoft-Antispam-PRVS": "\n <MN2PR12MB4488683F31A756ACB247B8D7CD209@MN2PR12MB4488.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:9508;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n CGE0PIDpoNgEYqIW50M7jKSPXe3ryPfTMKhTgAorXkMwBxqfE58Yde3vm2HPPnLMmoo5C3Mrmkmd3SPtdNCK3k3p3uIY5JSADmmOmHEkPGFAxuPpVt8/ZlTv8mY+V4SyFqx05tRhjoI5rOKKZYrFbfaDec4BqS4iEkZdIjnSJagH0u/t2ic+II0wdOPK18dncEFReeftUwAEkFoG693JGI0PzamBSu8q7qDyFAyX6dqr8pg6JQMOXmk0dYZh3ONMsB8hQ7jQOE/Hm2rZyYr+k/7naFHcYRR+CNPMVVNubCbQOlNqrwhBgpf/cmPocn7UVo0H1ajsWluiW/jNP2mAuFIJ5PSqOBrPYqWvriygPx1MpsrM38LILpmSO0Gw/CD+IW/+gRWciajaoCHEegVxDrROWPengSkZxOSGJys4Ai/uN63HchPdNnE2yYPyMqL7JuxiNaDrT1K24xL54AeW8eJustiiPOLKvz1pXb3HFaWZSuls5toEtBsFlyNXq2H1zQlRTxHdeUIySAAiGUhMfsE7cqnTZEID5Oz/4z5LoBgjYqiFfma1rQrPsZNzKbowEoMHm+6fj1+qSXN0oKCFYUoJn7XYuGnCddm5u15DXEafzDBvD/hcb0IMct0ZRO+a62mO8Ej99qJJsCUKkS08pmNk3x536+qczZom5S/Kl5UN6ClF2l1j06Zka4pPrMs/t7D+qStjZihXFEK3QACj3A==", "X-Forefront-Antispam-Report": "CIP:12.22.5.236; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE;\n SFS:(13230001)(4636009)(40470700004)(36840700001)(46966006)(36860700001)(36756003)(2876002)(70586007)(70206006)(2616005)(2906002)(7696005)(508600001)(5660300002)(6666004)(356005)(81166007)(55016003)(4326008)(8676002)(26005)(426003)(82310400004)(107886003)(6286002)(336012)(316002)(40460700003)(6916009)(83380400001)(8936002)(16526019)(1076003)(47076005)(186003)(86362001)(36900700001)(20210929001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "26 Jan 2022 19:38:01.6704 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 2ac5f6db-7474-48e9-9cea-08d9e1035d72", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.236];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT034.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MN2PR12MB4488", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Elena Agostini <eagostini@nvidia.com>\n\nEnable the possibility to expose a GPU memory area and make it\naccessible from the CPU.\n\nGPU memory has to be allocated via rte_gpu_mem_alloc().\n\nThis patch allows the gpudev library to map (and unmap),\nthrough the GPU driver, a chunk of GPU memory and to return\na memory pointer usable by the CPU to access the GPU memory area.\n\nSigned-off-by: Elena Agostini <eagostini@nvidia.com>\n---\n doc/guides/prog_guide/gpudev.rst | 9 +++++\n drivers/gpu/cuda/cuda.c | 2 ++\n lib/gpudev/gpudev.c | 61 ++++++++++++++++++++++++++++++++\n lib/gpudev/gpudev_driver.h | 6 ++++\n lib/gpudev/rte_gpudev.h | 49 +++++++++++++++++++++++++\n lib/gpudev/version.map | 2 ++\n 6 files changed, 129 insertions(+)", "diff": "diff --git a/doc/guides/prog_guide/gpudev.rst b/doc/guides/prog_guide/gpudev.rst\nindex ff4626812b..b774ec77f9 100644\n--- a/doc/guides/prog_guide/gpudev.rst\n+++ b/doc/guides/prog_guide/gpudev.rst\n@@ -73,6 +73,15 @@ Later, it's also possible to unregister that memory with gpudev.\n CPU memory registered outside of the gpudev library\n (e.g. with GPU specific library) cannot be unregistered by the gpudev library.\n \n+CPU mapping\n+~~~~~~~~~~~~~~~~~~~\n+\n+gpudev can map into the CPU address space a GPU memory address allocated with gpudev.\n+gpudev returns a pointer the CPU can use to access (ready or write) GPU memory.\n+Later, it's also possible to unmap that memory with gpudev.\n+GPU memory CPU mapped outside of the gpudev library (e.g. with GPU specific library)\n+cannot be unmapped by the gpudev library.\n+\n Memory Barrier\n ~~~~~~~~~~~~~~\n \ndiff --git a/drivers/gpu/cuda/cuda.c b/drivers/gpu/cuda/cuda.c\nindex 0ece1bb612..408b659fce 100644\n--- a/drivers/gpu/cuda/cuda.c\n+++ b/drivers/gpu/cuda/cuda.c\n@@ -1177,6 +1177,8 @@ cuda_gpu_probe(__rte_unused struct rte_pci_driver *pci_drv, struct rte_pci_devic\n \tdev->ops.mem_free = cuda_mem_free;\n \tdev->ops.mem_register = cuda_mem_register;\n \tdev->ops.mem_unregister = cuda_mem_unregister;\n+\tdev->ops.mem_cpu_map = NULL;\n+\tdev->ops.mem_cpu_unmap = NULL;\n \tdev->ops.wmb = cuda_wmb;\n \n \trte_gpu_complete_new(dev);\ndiff --git a/lib/gpudev/gpudev.c b/lib/gpudev/gpudev.c\nindex 59e2169292..ce92d63257 100644\n--- a/lib/gpudev/gpudev.c\n+++ b/lib/gpudev/gpudev.c\n@@ -640,6 +640,67 @@ rte_gpu_mem_unregister(int16_t dev_id, void *ptr)\n \treturn GPU_DRV_RET(dev->ops.mem_unregister(dev, ptr));\n }\n \n+void *\n+rte_gpu_mem_cpu_map(int16_t dev_id, size_t size, void *ptr)\n+{\n+\tstruct rte_gpu *dev;\n+\tvoid *ptr_out;\n+\tint ret;\n+\n+\tdev = gpu_get_by_id(dev_id);\n+\tif (dev == NULL) {\n+\t\tGPU_LOG(ERR, \"mem CPU map for invalid device ID %d\", dev_id);\n+\t\trte_errno = ENODEV;\n+\t\treturn NULL;\n+\t}\n+\n+\tif (dev->ops.mem_cpu_map == NULL) {\n+\t\tGPU_LOG(ERR, \"mem CPU map not supported\");\n+\t\trte_errno = ENOTSUP;\n+\t\treturn NULL;\n+\t}\n+\n+\tif (ptr == NULL || size == 0) /* dry-run */\n+\t\treturn NULL;\n+\n+\tret = GPU_DRV_RET(dev->ops.mem_cpu_map(dev, size, ptr, &ptr_out));\n+\n+\tswitch (ret) {\n+\tcase 0:\n+\t\treturn ptr_out;\n+\tcase -ENOMEM:\n+\tcase -E2BIG:\n+\t\trte_errno = -ret;\n+\t\treturn NULL;\n+\tdefault:\n+\t\trte_errno = -EPERM;\n+\t\treturn NULL;\n+\t}\n+}\n+\n+int\n+rte_gpu_mem_cpu_unmap(int16_t dev_id, void *ptr)\n+{\n+\tstruct rte_gpu *dev;\n+\n+\tdev = gpu_get_by_id(dev_id);\n+\tif (dev == NULL) {\n+\t\tGPU_LOG(ERR, \"cpu_unmap mem for invalid device ID %d\", dev_id);\n+\t\trte_errno = ENODEV;\n+\t\treturn -rte_errno;\n+\t}\n+\n+\tif (dev->ops.mem_cpu_unmap == NULL) {\n+\t\trte_errno = ENOTSUP;\n+\t\treturn -rte_errno;\n+\t}\n+\n+\tif (ptr == NULL) /* dry-run */\n+\t\treturn 0;\n+\n+\treturn GPU_DRV_RET(dev->ops.mem_cpu_unmap(dev, ptr));\n+}\n+\n int\n rte_gpu_wmb(int16_t dev_id)\n {\ndiff --git a/lib/gpudev/gpudev_driver.h b/lib/gpudev/gpudev_driver.h\nindex 0ed7478e9b..0e55b00bfe 100644\n--- a/lib/gpudev/gpudev_driver.h\n+++ b/lib/gpudev/gpudev_driver.h\n@@ -31,6 +31,8 @@ typedef int (rte_gpu_mem_alloc_t)(struct rte_gpu *dev, size_t size, unsigned int\n typedef int (rte_gpu_mem_free_t)(struct rte_gpu *dev, void *ptr);\n typedef int (rte_gpu_mem_register_t)(struct rte_gpu *dev, size_t size, void *ptr);\n typedef int (rte_gpu_mem_unregister_t)(struct rte_gpu *dev, void *ptr);\n+typedef int (rte_gpu_mem_cpu_map_t)(struct rte_gpu *dev, size_t size, void *ptr_in, void **ptr_out);\n+typedef int (rte_gpu_mem_cpu_unmap_t)(struct rte_gpu *dev, void *ptr);\n typedef int (rte_gpu_wmb_t)(struct rte_gpu *dev);\n \n struct rte_gpu_ops {\n@@ -46,6 +48,10 @@ struct rte_gpu_ops {\n \trte_gpu_mem_register_t *mem_register;\n \t/* Unregister CPU memory from device. */\n \trte_gpu_mem_unregister_t *mem_unregister;\n+\t/* Map GPU memory for CPU visibility. */\n+\trte_gpu_mem_cpu_map_t *mem_cpu_map;\n+\t/* Unmap GPU memory for CPU visibility. */\n+\trte_gpu_mem_cpu_unmap_t *mem_cpu_unmap;\n \t/* Enforce GPU write memory barrier. */\n \trte_gpu_wmb_t *wmb;\n };\ndiff --git a/lib/gpudev/rte_gpudev.h b/lib/gpudev/rte_gpudev.h\nindex ff3ca78c89..5cc4eb5828 100644\n--- a/lib/gpudev/rte_gpudev.h\n+++ b/lib/gpudev/rte_gpudev.h\n@@ -452,6 +452,55 @@ int rte_gpu_mem_register(int16_t dev_id, size_t size, void *ptr);\n __rte_experimental\n int rte_gpu_mem_unregister(int16_t dev_id, void *ptr);\n \n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Map a chunk of GPU memory to make it accessible from the CPU\n+ * using the memory pointer returned by the function.\n+ * GPU memory has to be allocated via rte_gpu_mem_alloc().\n+ *\n+ * @param dev_id\n+ * Device ID requiring mapped memory.\n+ * @param size\n+ * Number of bytes to map.\n+ * Requesting 0 will do nothing.\n+ * @param ptr\n+ * Pointer to the GPU memory area to be mapped.\n+ * NULL is a no-op accepted value.\n+\n+ * @return\n+ * A pointer to the mapped GPU memory usable by the CPU, otherwise NULL and rte_errno is set:\n+ * - ENODEV if invalid dev_id\n+ * - ENOTSUP if operation not supported by the driver\n+ * - E2BIG if size is higher than limit\n+ * - ENOMEM if out of space\n+ * - EPERM if driver error\n+ */\n+__rte_experimental\n+void *rte_gpu_mem_cpu_map(int16_t dev_id, size_t size, void *ptr);\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Unmap a chunk of GPU memory previously mapped with rte_gpu_mem_cpu_map()\n+ *\n+ * @param dev_id\n+ * Reference device ID.\n+ * @param ptr\n+ * Pointer to the memory area to be unmapped.\n+ * NULL is a no-op accepted value.\n+ *\n+ * @return\n+ * 0 on success, -rte_errno otherwise:\n+ * - ENODEV if invalid dev_id\n+ * - ENOTSUP if operation not supported by the driver\n+ * - EPERM if driver error\n+ */\n+__rte_experimental\n+int rte_gpu_mem_cpu_unmap(int16_t dev_id, void *ptr);\n+\n /**\n * @warning\n * @b EXPERIMENTAL: this API may change without prior notice.\ndiff --git a/lib/gpudev/version.map b/lib/gpudev/version.map\nindex 2e414c65cc..5bc5d154cd 100644\n--- a/lib/gpudev/version.map\n+++ b/lib/gpudev/version.map\n@@ -20,8 +20,10 @@ EXPERIMENTAL {\n \trte_gpu_init;\n \trte_gpu_is_valid;\n \trte_gpu_mem_alloc;\n+\trte_gpu_mem_cpu_map;\n \trte_gpu_mem_free;\n \trte_gpu_mem_register;\n+\trte_gpu_mem_cpu_unmap;\n \trte_gpu_mem_unregister;\n \trte_gpu_wmb;\n };\n", "prefixes": [ "v4", "1/2" ] }