Show a cover letter.

GET /api/covers/117559/?format=api
HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 117559,
    "url": "http://patches.dpdk.org/api/covers/117559/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/cover/20221007134653.929034-1-ciara.power@intel.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20221007134653.929034-1-ciara.power@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20221007134653.929034-1-ciara.power@intel.com",
    "date": "2022-10-07T13:46:49",
    "name": "[v5,0/4] add remaining SGL support to AESNI_MB",
    "submitter": {
        "id": 978,
        "url": "http://patches.dpdk.org/api/people/978/?format=api",
        "name": "Power, Ciara",
        "email": "ciara.power@intel.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/cover/20221007134653.929034-1-ciara.power@intel.com/mbox/",
    "series": [
        {
            "id": 25030,
            "url": "http://patches.dpdk.org/api/series/25030/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=25030",
            "date": "2022-10-07T13:46:49",
            "name": "add remaining SGL support to AESNI_MB",
            "version": 5,
            "mbox": "http://patches.dpdk.org/series/25030/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/covers/117559/comments/",
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 3306BA00C3;\n\tFri,  7 Oct 2022 15:47:06 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id CE4C5427F6;\n\tFri,  7 Oct 2022 15:47:05 +0200 (CEST)",
            "from mga05.intel.com (mga05.intel.com [192.55.52.43])\n by mails.dpdk.org (Postfix) with ESMTP id 8111940042\n for <dev@dpdk.org>; Fri,  7 Oct 2022 15:47:04 +0200 (CEST)",
            "from orsmga002.jf.intel.com ([10.7.209.21])\n by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 07 Oct 2022 06:47:03 -0700",
            "from silpixa00400355.ir.intel.com (HELO\n silpixa00400355.ger.corp.intel.com) ([10.237.222.163])\n by orsmga002.jf.intel.com with ESMTP; 07 Oct 2022 06:47:02 -0700"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1665150424; x=1696686424;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=+WAR2TAwJL+Gf5LDxy8oaaGr/CJhu47JArCgfmGjzzw=;\n b=NTIrXbYMpLpqzm4tDNgtEVS/qkNjaj5XFE9hKG77nYqF5/BSg+EM9GzN\n NqNtdSPD7SAxc1/2DucFIRuTne8dDay7RCeM9hE23PE/tTTXDvsEn9nfP\n VboFeozyRQ3GVCSg4Y/LZguL6fJETSrZ3YHMgCLvm1LJW7bMQIa2hGoky\n syvTCfvUxcRmGOj6D0r6dAw6U0eGb6tBpz1HtEKUKgqQkmZU+tGnrq/kg\n xC8DLvB6VTZWOejYvxdeo/5xX63s6NpjVTjJ8lsIYTMS7gQ9QuKa0yQKe\n BTGWwSQWL9qoBpi1spa8/FqqlkMQQs7AlXGWNKXQDRD1Ct6z/dA4mncGP w==;",
        "X-IronPort-AV": [
            "E=McAfee;i=\"6500,9779,10493\"; a=\"390032306\"",
            "E=Sophos;i=\"5.95,166,1661842800\"; d=\"scan'208\";a=\"390032306\"",
            "E=McAfee;i=\"6500,9779,10493\"; a=\"625150213\"",
            "E=Sophos;i=\"5.95,166,1661842800\"; d=\"scan'208\";a=\"625150213\""
        ],
        "X-ExtLoop1": "1",
        "From": "Ciara Power <ciara.power@intel.com>",
        "To": "",
        "Cc": "dev@dpdk.org, gakhil@marvell.com, kai.ji@intel.com,\n Ciara Power <ciara.power@intel.com>",
        "Subject": "[PATCH v5 0/4] add remaining SGL support to AESNI_MB",
        "Date": "Fri,  7 Oct 2022 13:46:49 +0000",
        "Message-Id": "<20221007134653.929034-1-ciara.power@intel.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20220812132334.75707-1-ciara.power@intel.com>",
        "References": "<20220812132334.75707-1-ciara.power@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "Currently, the intel-ipsec-mb library only supports SGL for\nGCM and ChaCha20-Poly1305 algorithms through the JOB API.\n\nTo add SGL support for other algorithms, a workaround approach is\nadded in the AESNI_MB PMD. SGL feature flags can now be added to\nthe PMD.\n\nSome additional Snow3G SGL and AES tests are also added for\nvarious SGL input/output combinations that were not\npreviously being tested.\n\nv5:\n  - Rebased on for-main branch after session rework merged.\n  - Dropped bug fix patch for sessionless tests, no longer\n    applicable after session rework.\n  - Removed some added AES-XTS tests as they are skipped for AESNI_MB\n    and QAT and I can't verify them locally.\n  - Added AES-XTS tests that had been accidentally removed in\n    previous patchset versions.\n\nv4: Added error check when appending space for digest to buffer.\n\nv3:\n  - Modified fix to reset sessions, and ensure values are then set for\n    sessionless testcases. V2 fix just ensured the same values in\n    session objects were reused, as they were not being reset,\n    which was incorrect.\n  - Reduced code duplication by adding a reusable function.\n  - Changed int to uint64_t for total_len.\n\nv2:\n  - Added documentation changes.\n  - Added fix for sessionless cleanup.\n  - Modified blockcipher tests to support various SGL types.\n  - Added more SGL AES tests.\n  - Small fixes.\n\nCiara Power (4):\n  test/crypto: fix wireless auth digest segment\n  crypto/ipsec_mb: add remaining SGL support\n  test/crypto: add OOP snow3g SGL tests\n  test/crypto: add remaining blockcipher SGL tests\n\n app/test/test_cryptodev.c                   |  58 +++-\n app/test/test_cryptodev_aes_test_vectors.h  | 310 +++++++++++++++++++-\n app/test/test_cryptodev_blockcipher.c       |  50 ++--\n app/test/test_cryptodev_blockcipher.h       |   2 +\n app/test/test_cryptodev_hash_test_vectors.h |   8 +-\n doc/guides/cryptodevs/aesni_mb.rst          |   1 -\n doc/guides/cryptodevs/features/aesni_mb.ini |   4 +\n doc/guides/rel_notes/release_22_11.rst      |   5 +\n drivers/crypto/ipsec_mb/pmd_aesni_mb.c      | 180 +++++++++---\n 9 files changed, 543 insertions(+), 75 deletions(-)"
}