From patchwork Thu Sep 9 11:14:55 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 98419 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 50C59A0547; Thu, 9 Sep 2021 13:15:29 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 724F641122; Thu, 9 Sep 2021 13:15:26 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2053.outbound.protection.outlook.com [40.107.22.53]) by mails.dpdk.org (Postfix) with ESMTP id 916BF410F7 for ; Thu, 9 Sep 2021 13:15:25 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=j8BtoH1v3f542R3+tCJVHTyBu1V+eFU1DEgJXfEXcS1WJC4KAlNu+kgA8h8+ZWUFIoGK/GiB5ohzgmoh4e0t2HoWZmSmG5QnUS/c32IuQIlVUDMpkmNydCTWST4djvzw1wkKVNQ3yw4e3sLRhUX2DMONZhmIyAoBHiRS46+dfAi8hmDoGotErRiOKubLd4X+LvfL/iO3RpuCVKEfO+038LFU+aURotKcYaJHkeMGK2ueXGbJNZH+bXM2XE8xPMVJjEtIXJlyw1r5qIRH9anvCwwGHXdrFsCGr7DFYnW1XYLbDcKsLVQtmIVX5k+Aykvt7cKKoDNTiqDnGzKJSBp9nA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=qH58MYL50c4pg6yzaABc9fy3DdahccRFx7q29+QI4kM=; b=cgdVIUCy56tC5NjCxOidhI0qlv2P7wkvw7mqc1ZQv2NWD++Iu3yEXcVOZt2RsWp0l/uijz6twE5jXuits/8EFW3VDxl+lrY8KV3EzwV7OuanMrfyPmtbJclK1k2FFQyqqcrBgK6Rv8f2mPqJHR3rpe0emflElK0QlPZ677udLFFyvAc00JyBtLWuXzG1BQOzUFTLWXYKS1oYyC66fqufNGP76aq6AnveJcPXyvj0xhaFBZLQV2ymH57tVv+dYgjrKKKlhzSR7EtoZns4ToxDZZu7Ku4Fyhb4My2UhfyDSFSRo53crmxVYWBs1QXkMz6UTJHBjde88NH9kMYNyaXcCQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qH58MYL50c4pg6yzaABc9fy3DdahccRFx7q29+QI4kM=; b=SMaX8NQv2ugPoxHzkjt6rRZPAdvfo76FJfNGciqLpSUpSbw9HnAfa81Ez6YgJYzY46lUrtqbH/doapih4HR9O25MT9rPRBl/hva4HTOZDQOsmpoot4Az2XeIF+lgsBsBu5wEsd5urfQggV9M1TF6wCMcpWMPDIan2axMI2cDDj8= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR0401MB2367.eurprd04.prod.outlook.com (2603:10a6:800:24::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14; Thu, 9 Sep 2021 11:15:24 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7%8]) with mapi id 15.20.4500.015; Thu, 9 Sep 2021 11:15:24 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Thu, 9 Sep 2021 16:44:55 +0530 Message-Id: <20210909111500.3901706-2-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210909111500.3901706-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Thu, 9 Sep 2021 11:15:22 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 93edac60-d439-4fcf-bf9c-08d973831eb0 X-MS-TrafficTypeDiagnostic: VI1PR0401MB2367: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8273; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: PD49PsX6mVFE0VEyN4tmqct44TKu+006ftELSdKkaXozSVoWatWmAwSQul/RIM2doCfO73B5uQKy9j0zcVK59+/KaQUkdwbapmNSvmMpF4nMGq/oTzskD6V90KF1nv6m70a1zUbuOADOZBhvn2+NJ83M7FzME/rHHuexwpy5U+n5VfGkiVjc6WwsBqiMSwL2HDR/RpNHk5TRzrHXdgYPnkuNkT98doTfugrSqFpvn8Mh9Oo76o6VzaiK69OjFlOll46JnzGApzNHkLP2OZwkU1DtxEL0egOXfLjeGeYtee7rq4SGVtHVZTVonIgnQ6+NCNojQlidfxedsVTisDUp2D7PQDDXG65eaXUPPg9c666OrroZ/Ps2H//YBZi3ZfBu/1T5vCO3C5Le+Uk4/HxoucbpgxE/9y1LDHvpR/vchrwMWRTIqmDYaJuzuprReBYtrJBIjqxcYkTsVKwZAlKXYsQQEN7sFqyVqUbMLlvmfDFPf0f7e9tvmn1NRNxYIyaQAfXLVEIxMNp8Tsopq1XYseCmADzDdsrJ0ZImkX5oqITk2M4oNvxPxB4iGZAVXobfJqWplxgITfi3qvN9hKpSyPWzD2/Sak9GxtmoowLPtG/XVC86eX92e4v3aUSS4vnzHpTPm3rwTd0ORsubZ6EsGnO4El3YMUh9/P4iuen7i0uF/qsJ66hSEf5ohnm2eCo7LUvaO400b32Gy2UTUxF8scV/5hcJDnqAa6WfbuZHUA8= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(136003)(346002)(396003)(39860400002)(376002)(366004)(66476007)(6486002)(7696005)(66556008)(186003)(52116002)(86362001)(36756003)(8676002)(1006002)(5660300002)(956004)(4326008)(6666004)(2616005)(66946007)(6916009)(478600001)(1076003)(38350700002)(8936002)(38100700002)(26005)(316002)(2906002)(55236004)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: DHtHlgz61vFpjhKAY8eU8zJXtTHBttQOpJtJD3uweKvtKfvCPC+4OVIEqotGsNYiVOKUf3abMmwc3vMCElI1IT+LCet0a0KjZRsE6kx+gMFyfV2twesiV0ZT9RNanWQ+gBpMCOFb8iA4hZWf7FXdAjKxN7VpqDvbNKsshYZBTrq6SbmclSokyqeA5blJRheLp2rHbcKIauItgIMX3de49JGtxalfNBGEpZJuK+2PGwzNiSvppXR6dMfke4MWb0sTB+h+cRpYmQgd17B0OFk9RV6zUpIjmx8tyVioDZqkUWILxBRE4aRVgFonnspSGVoloGDR6kauIGqso78sL0lX2M122NSKyj0pD59iyW3B/Q+CFTZ20PtphSFFLqnoBSw9+0EeHHTKvdSHWDWAX9+RBQ8TBwBFc+A4K+Po6sshGBwwO8In2PFVkS/Ss9ccM0THy0AYiZ3l5H9qLHeQU/fXX7q2b9nxyuKFMn977cQnpuLTnzekr5XULFgPG1kSFzT8W3Sjapxr1qYCG1P1MqgnRwmX9zqq1BP2YyxdMohKdTedtU63aS5b4SXsjJ9GYIzMEQKWI/pgNnOvknYcpL0ivxHtd3kBY+RCF6zm1AJ5zE3NKznJIf4jHJPs/DspYiU2hQBf9wdb9rjFAIBwGFwKjtgeExjU4lx1YqGfWzm5Jtz0xemELmoJZasVV0XTcSbPpIDHaOGPtTVo6lxIii4yD2ZaFen4AiVxWmVO3hdCN0ZPLEQhbq72DJ/+54vDSkY7oiddrB1H8LHFM/fNa5ncPcO52bc2Jz9V5ydAg2+YHQMllPkHSZycLfubVSI33hXP63nxJUWqsF2lUDDx9pXwtpwzvFOAamj6v4w0wCxrP4kt6tQV2dEP/X6lSBOIOA7LJB+PaEuBBdt9qXheH+wxhqMZKVYAOkZXBSTXZBrXaEdXGUkx7fQ9sQJtk9dWiBGvPbILSbfJ/JSgUMaWUvjYvrSpyQPlnFR0v+VMo9RelqG7XlV3jxi2PXQ1We9HcS4M50nKza3znYw7Cg1KGUKK3cTbpHlsCzt2I2T7Hng/uDEVRYK1p8Zsp5dCJpRoTJiwOzGcdL6wJf8e16uL1FZ9nmtO5lvvIOreRnfQQgbMOfs+MCZpXAWbDbodqF2zi7r8Iuo9L97lhYIIZ729cYj6WiwQsSpHPkuvvDoXe4bDYSqzr5ufYvDhbIlwGnBeu9Fqouz1HuPpdnbWjyKAt9W6KpJx0mpty/aA0kFrLrka1ZhYPKDCjMz4kQHsI3K25WMDAgkRGthTpw2hqTpAWDp+fwqyWfc7r/fqaKCYfS++cXh5vKiYApB0/bJHAXeVdW8m X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 93edac60-d439-4fcf-bf9c-08d973831eb0 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2021 11:15:24.7433 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: /s58F/P1fcrHk0yh1CUpwnIs5tv79iuLpmiATgI77GLNldj6wVQ+gl1eb73Q//4V X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2367 Subject: [dpdk-dev] [PATCH 1/6] dma/dpaa: introduce DPAA DMA driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The DPAA DMA driver is an implementation of the dmadev APIs, that provide means to initiate a DMA transaction from CPU. The initiated DMA is performed without CPU being involved in the actual DMA transaction. This is achieved via using the QDMA controller of DPAA SoC. Signed-off-by: Gagandeep Singh --- MAINTAINERS | 10 +++++++++ doc/guides/rel_notes/release_21_11.rst | 3 +++ drivers/bus/dpaa/dpaa_bus.c | 22 ++++++++++++++++++++ drivers/bus/dpaa/rte_dpaa_bus.h | 5 +++++ drivers/common/dpaax/dpaa_list.h | 2 ++ drivers/dma/dpaa/dpaa_qdma.c | 28 ++++++++++++++++++++++++++ drivers/dma/dpaa/meson.build | 14 +++++++++++++ drivers/dma/dpaa/version.map | 4 ++++ drivers/dma/meson.build | 1 + 9 files changed, 89 insertions(+) create mode 100644 drivers/dma/dpaa/dpaa_qdma.c create mode 100644 drivers/dma/dpaa/meson.build create mode 100644 drivers/dma/dpaa/version.map diff --git a/MAINTAINERS b/MAINTAINERS index 266f5ac1da..e3113b2e7e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1341,6 +1341,16 @@ F: doc/guides/rawdevs/ntb.rst F: examples/ntb/ F: doc/guides/sample_app_ug/ntb.rst + +Dmadev Drivers +-------------- + +NXP DPAA DMA +M: Gagandeep Singh +M: Nipun Gupta +F: drivers/dma/dpaa/ + + Packet processing ----------------- diff --git a/doc/guides/rel_notes/release_21_11.rst b/doc/guides/rel_notes/release_21_11.rst index d707a554ef..d322bc93af 100644 --- a/doc/guides/rel_notes/release_21_11.rst +++ b/doc/guides/rel_notes/release_21_11.rst @@ -55,6 +55,9 @@ New Features Also, make sure to start the actual text at the margin. ======================================================= +* **Added NXP DPAA DMA driver.** + + * Added a new dmadev driver for NXP DPAA platform. Removed Items ------------- diff --git a/drivers/bus/dpaa/dpaa_bus.c b/drivers/bus/dpaa/dpaa_bus.c index e499305d85..09cd30d41c 100644 --- a/drivers/bus/dpaa/dpaa_bus.c +++ b/drivers/bus/dpaa/dpaa_bus.c @@ -232,6 +232,28 @@ dpaa_create_device_list(void) rte_dpaa_bus.device_count += i; + /* Creating QDMA Device */ + for (i = 0; i < RTE_DPAA_QDMA_DEVICES; i++) { + dev = calloc(1, sizeof(struct rte_dpaa_device)); + if (!dev) { + DPAA_BUS_LOG(ERR, "Failed to allocate QDMA device"); + ret = -1; + goto cleanup; + } + + dev->device_type = FSL_DPAA_QDMA; + dev->id.dev_id = rte_dpaa_bus.device_count + i; + + memset(dev->name, 0, RTE_ETH_NAME_MAX_LEN); + sprintf(dev->name, "dpaa_qdma-%d", i+1); + DPAA_BUS_LOG(INFO, "%s qdma device added", dev->name); + dev->device.name = dev->name; + dev->device.devargs = dpaa_devargs_lookup(dev); + + dpaa_add_to_device_list(dev); + } + rte_dpaa_bus.device_count += i; + return 0; cleanup: diff --git a/drivers/bus/dpaa/rte_dpaa_bus.h b/drivers/bus/dpaa/rte_dpaa_bus.h index 48d5cf4625..678a126154 100644 --- a/drivers/bus/dpaa/rte_dpaa_bus.h +++ b/drivers/bus/dpaa/rte_dpaa_bus.h @@ -61,6 +61,9 @@ dpaa_seqn(struct rte_mbuf *mbuf) /** Device driver supports link state interrupt */ #define RTE_DPAA_DRV_INTR_LSC 0x0008 +/** Number of supported QDMA devices */ +#define RTE_DPAA_QDMA_DEVICES 1 + #define RTE_DEV_TO_DPAA_CONST(ptr) \ container_of(ptr, const struct rte_dpaa_device, device) @@ -76,6 +79,7 @@ TAILQ_HEAD(rte_dpaa_driver_list, rte_dpaa_driver); enum rte_dpaa_type { FSL_DPAA_ETH = 1, FSL_DPAA_CRYPTO, + FSL_DPAA_QDMA }; struct rte_dpaa_bus { @@ -98,6 +102,7 @@ struct rte_dpaa_device { union { struct rte_eth_dev *eth_dev; struct rte_cryptodev *crypto_dev; + struct rte_dmadev *dmadev; }; struct rte_dpaa_driver *driver; struct dpaa_device_id id; diff --git a/drivers/common/dpaax/dpaa_list.h b/drivers/common/dpaax/dpaa_list.h index e94575982b..319a3562ab 100644 --- a/drivers/common/dpaax/dpaa_list.h +++ b/drivers/common/dpaax/dpaa_list.h @@ -35,6 +35,8 @@ do { \ const struct list_head *__p298 = (p); \ ((__p298->next == __p298) && (__p298->prev == __p298)); \ }) +#define list_first_entry(ptr, type, member) \ + list_entry((ptr)->next, type, member) #define list_add(p, l) \ do { \ struct list_head *__p298 = (p); \ diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c new file mode 100644 index 0000000000..2ef3ee0c35 --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -0,0 +1,28 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#include + +static int +dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, + __rte_unused struct rte_dpaa_device *dpaa_dev) +{ + return 0; +} + +static int +dpaa_qdma_remove(__rte_unused struct rte_dpaa_device *dpaa_dev) +{ + return 0; +} + +static struct rte_dpaa_driver rte_dpaa_qdma_pmd; + +static struct rte_dpaa_driver rte_dpaa_qdma_pmd = { + .drv_type = FSL_DPAA_QDMA, + .probe = dpaa_qdma_probe, + .remove = dpaa_qdma_remove, +}; + +RTE_PMD_REGISTER_DPAA(dpaa_qdma, rte_dpaa_qdma_pmd); diff --git a/drivers/dma/dpaa/meson.build b/drivers/dma/dpaa/meson.build new file mode 100644 index 0000000000..9ab0862ede --- /dev/null +++ b/drivers/dma/dpaa/meson.build @@ -0,0 +1,14 @@ +# SPDX-License-Identifier: BSD-3-Clause +# Copyright 2021 NXP + +if not is_linux + build = false + reason = 'only supported on linux' +endif + +deps += ['dmadev', 'bus_dpaa'] +sources = files('dpaa_qdma.c') + +if cc.has_argument('-Wno-pointer-arith') + cflags += '-Wno-pointer-arith' +endif diff --git a/drivers/dma/dpaa/version.map b/drivers/dma/dpaa/version.map new file mode 100644 index 0000000000..7bab7bea48 --- /dev/null +++ b/drivers/dma/dpaa/version.map @@ -0,0 +1,4 @@ +DPDK_22 { + + local: *; +}; diff --git a/drivers/dma/meson.build b/drivers/dma/meson.build index 0c2c34cd00..2f22d65215 100644 --- a/drivers/dma/meson.build +++ b/drivers/dma/meson.build @@ -7,5 +7,6 @@ endif drivers = [ 'skeleton', + 'dpaa', ] std_deps = ['dmadev'] From patchwork Thu Sep 9 11:14:56 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 98420 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 97002A0547; Thu, 9 Sep 2021 13:15:37 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id E4CE541144; Thu, 9 Sep 2021 13:15:29 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2069.outbound.protection.outlook.com [40.107.22.69]) by mails.dpdk.org (Postfix) with ESMTP id 2EC3E4113B for ; Thu, 9 Sep 2021 13:15:28 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lPVLToXVGbldwisn05IfR9PuP+3RVY+/BiLOa1rCllvmKE1pxqolbqOQWWN/uQ0/dlkHEKqTJn43aB+5gTDQz++9WklynsHWVXhrNA+6GIkw5KVCsFDFzjD7rkXVZffDqhUDBQL/IbpzSGRqtjnCDVK7PuWtIpQEYF2xGmLVTN9Ba/3LUU8sFpEL2vkkJxXtR7VtgMwnfPwnY0QhkVPZzSirQvq9f07wzhb84Auh2cOkgYqg49Qm3Un2ozh33EgRq/Lb7O6bhxvKEjcq2Ilw+SLlQl5O3XCV+S0kbF+RhQcxy+62VoQd1CtJ1v8PiDSpumEPGw0KKSaNXMY+uEp+ig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=/1/6FnESmAAOn/jRaBntbXQHNxYXGmKc2iQxz5R90r4=; b=n7RREtHe1AD6++4BK1Wy/0kEIMKGyorzi906EIjg7dEwE64uI8CS7FRbOYvC3LJjV8IEnWSNRnRo2LwNWZl/8hHMn64+tr4GWWgNJRuwrO8yh+ftnGQ4Ew4bGwDXcnIP7rF9qZWaMIilguS76tUUsnBugvcFm6nzVOwXBOJmwgshQQ5I5jnCkPmJDhRKufeeasLLXWhVnswtrDQP1ucTgKOTEhtG4V4Hyzh/OBrvyZJkQr3fQJi0qHHglwNL44J8tqzN+dNpr/c/qCOZBA3twtIj3SjHAXLQ8Jzzxn4njFVJbYOfWJV41pYs7mb/zhhjybK7fzzFIei9BDFisx51/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/1/6FnESmAAOn/jRaBntbXQHNxYXGmKc2iQxz5R90r4=; b=E31wno9cNtVzoZyFlCuVjODAr3mUvfw9S/w8COdrKROXpghajPeDRXTrZ7pjqK8bgCHDmERpzPOA1WOhYQ8/qjquo1mk6BGbdXam/p8PwxIjXpvz5h+jH9xxDU2cy0Q7/7FPQQsEdsPHi1GcKVNIkg96WPZOz2zo72VAaO09yiY= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR0401MB2367.eurprd04.prod.outlook.com (2603:10a6:800:24::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14; Thu, 9 Sep 2021 11:15:27 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7%8]) with mapi id 15.20.4500.015; Thu, 9 Sep 2021 11:15:27 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Thu, 9 Sep 2021 16:44:56 +0530 Message-Id: <20210909111500.3901706-3-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210909111500.3901706-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Thu, 9 Sep 2021 11:15:25 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b9de6b95-a4fc-4e2c-3394-08d973832005 X-MS-TrafficTypeDiagnostic: VI1PR0401MB2367: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:538; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0o37TaogVbhREhg0LTJScs+Sf27wnIGKjGnmD8kiV170bL5FTtGNWvA/KJmvBFHGHw6MYYrtQYr6o+Y0ayFt7fxeyfIg1cxLXeAxRashx5ZXnutUNLy7DsYKzwGUJZICNALXa17dXK54MXpFl1cmKkdnpkXRL8/M3IEuhpw0R8Sn9UjF81zjz4sfO/feWO3+1OzrkXbPaOWw8jwIWupJ2jCuyWIHZeajvBnFLJHmJAImvLxTC8PlzdHo4b+Zwlmfhi8dx3mPTdIPeFD9CmeTgNAAtL769PQfsWIYy/tbWHCWRxOa8qVivMrS850Gc3x79WesIzLPL5rN6gvh6SItgX0EJ9/bX9ONF1ECsbBJ7WPhkqZYZKsQbEzy1KPI8U9CDLaMDwsudRSAwLntFPnWUotXbVsr8uFzqi0aEz5U4UKZCS/1YOo+11HQuTw4ROtQbevalJe3qOqJJ/Tkp0EVvH9Zmar0C9lHHS01uDLpyTlH9s96ehfirw48dmD5mYEgSwBA+wm50E+T0B9w1lYGhXM2d/GDsrm1an44YpswWWdlX/rkY+PrrUe7GeQGRYGtJbNFggy5LxqsO3NvYqadDKMUUhvgdDVewlOgmrEtMTmWOKUOrXAeGiXPQ8djeCG7GbIhCwgJlFu+0c99uAqOW1MSnwsQsZrnaZDOPSvmvZWxIToZXWkScGGIR2oad/kotLXyUu6wTU0dnPD+EoEQgiMqaGa9rWzLzlArN4qkPdY= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(136003)(346002)(396003)(39860400002)(376002)(366004)(66476007)(6486002)(7696005)(66556008)(186003)(52116002)(86362001)(36756003)(8676002)(1006002)(83380400001)(5660300002)(956004)(4326008)(6666004)(2616005)(66946007)(6916009)(478600001)(1076003)(38350700002)(30864003)(8936002)(38100700002)(26005)(316002)(2906002)(55236004)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: wC6RgulNjbOPbuL8uXmUuWikwf6Ch9lvgvRagb/f2Erl0OUh6ioWEkzf/G81ObzHtBOAz52H+V3sBHC9ROPAPGjiMldEsc52M0Yliix6L2iEkqwtoaZaME6FnPDseDzl/G3nvVH+pXhoSSwwTkkjH7SbQ+bvt8voVTAYYi7cM3XHeSNe1rUVzcBnwJuAWrdsoYSVadsBdCBYZBQMsTnKyOKLpx9PfdbKpNTQucIP3ZE7/a6oYZUSPTyS6fsvmp8Dd0Pfry7ITVJECwSUS1D6/xMTk+x/oOxXVDGRrRH/Lrrq3NMMD1i6rbsko3QkFBGALTOeelbumgLSByp45twl1Pbss4vUK362jGv6Fc2WGBouqlpydKneakyVmbQC2PuYnSDG3N3neonJrWgDJfrLezvyz1BDNt9j/uF1Vq3S4ECAsdnEOFhWkOxuoMC+aKahdG4ksZDiuN9tVS9d9SLj5KrJ6+xFjjEfAsjFQlZT0iIjjIimYvpmBcOk3V8lNGOtTWzwm+N/+xAGKl5OKTMhl80HAPbS3cwWDKzmdcElczbvPam7vm6SNf9KVkiVxv+5JVOlZXLL6xy/Ha33oQQfMEDcCnb8wTl+I5IPlQjNvq+vovhiND0qh8Gy164IlGvno3nNm3J0yrdAqNUbqtXNHMKnE2UrFXe931fmF3lUDtCV2NORjHJOg2OPIPn7ktiT4VCxNZgKOLt7asvbxVxs1H+yF87w5rBlCs6qx6C5ILmfvZQbsiArYIJFydXkA7Gz0jLg3LsSwVS2ihecqaV5QHfkGYhOqLI9I7hjcNrQl2eMXyHXM8R3Q53M9JRRZukGw1coy+rGpFBOO/3dyCf4nfLskcMtp0r9g0lcTqQw9cDj4uxVDFZV0BOjJWP0lUtpPxsey9XMId75/qvSfPtc+WwPgivbB/o18Z+QIvPs2URq8KiGn0hQqq2MtMuBEQqJv0OvoMefXnwvHU3w32dXhX+pWfqr6v7wor4aqkfwWtGCYNwNvOGnd7kznWdiTuEDTJU1c4s685k9d2a1PXWWbT+adS0KkToLsyGy35hII/jJc8h6JsM2n4ObKsQecqxY/4LakZwscNnWhxDfxfc9Dpa3h5sa7K4eHUwujjh87lBHd5tJVXeyU1ApQt/6NyVhEPq0CD2yfwrzTnpl+bFwTiMKWr9MIvHnBGiteWws4NXokA1K7XeC0rkkoBv396nHxffN5NgTW2pyJSmosM0b83p4e7Qi3pl675cIyiZAssXjsO0qc4rjMwVMEW56D1j1+eYyhModMmOWr8tHyTEid1WowQhNWHinVKYZtGUqrnxLvDWnJ+MBf5OULXvdW38w X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: b9de6b95-a4fc-4e2c-3394-08d973832005 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2021 11:15:26.9377 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: VW7e7K1pWFe0l0JOwKErRRyEWphXWhP0L3A/GWVwwZm/jKaDJMwqKARXJfkvFswM X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2367 Subject: [dpdk-dev] [PATCH 2/6] dma/dpaa: add device probe and remove functionality X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch add device initialisation functionality. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 440 ++++++++++++++++++++++++++++++++++- drivers/dma/dpaa/dpaa_qdma.h | 247 ++++++++++++++++++++ 2 files changed, 685 insertions(+), 2 deletions(-) create mode 100644 drivers/dma/dpaa/dpaa_qdma.h diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 2ef3ee0c35..aea09edc9e 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -3,17 +3,453 @@ */ #include +#include + +#include "dpaa_qdma.h" + +static inline int ilog2(int x) +{ + int log = 0; + + x >>= 1; + + while (x) { + log++; + x >>= 1; + } + return log; +} + +static u32 qdma_readl(void *addr) +{ + return QDMA_IN(addr); +} + +static void qdma_writel(u32 val, void *addr) +{ + QDMA_OUT(addr, val); +} + +static void *dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) +{ + void *virt_addr; + + virt_addr = rte_malloc("dma pool alloc", size, aligned); + if (!virt_addr) + return NULL; + + *phy_addr = rte_mem_virt2iova(virt_addr); + + return virt_addr; +} + +static void dma_pool_free(void *addr) +{ + rte_free(addr); +} + +static void fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; + struct fsl_qdma_comp *comp_temp, *_comp_temp; + int id; + + if (--fsl_queue->count) + goto finally; + + id = (fsl_qdma->block_base - fsl_queue->block_base) / + fsl_qdma->block_offset; + + while (rte_atomic32_read(&wait_task[id]) == 1) + rte_delay_us(QDMA_DELAY); + + list_for_each_entry_safe(comp_temp, _comp_temp, + &fsl_queue->comp_used, list) { + list_del(&comp_temp->list); + dma_pool_free(comp_temp->virt_addr); + dma_pool_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + + list_for_each_entry_safe(comp_temp, _comp_temp, + &fsl_queue->comp_free, list) { + list_del(&comp_temp->list); + dma_pool_free(comp_temp->virt_addr); + dma_pool_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + +finally: + fsl_qdma->desc_allocated--; +} +static struct fsl_qdma_queue +*fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) +{ + struct fsl_qdma_queue *queue_head, *queue_temp; + int len, i, j; + int queue_num; + int blocks; + unsigned int queue_size[FSL_QDMA_QUEUE_MAX]; + + queue_num = fsl_qdma->n_queues; + blocks = fsl_qdma->num_blocks; + + len = sizeof(*queue_head) * queue_num * blocks; + queue_head = rte_zmalloc("qdma: queue head", len, 0); + if (!queue_head) + return NULL; + + for (i = 0; i < FSL_QDMA_QUEUE_MAX; i++) + queue_size[i] = QDMA_QUEUE_SIZE; + + for (j = 0; j < blocks; j++) { + for (i = 0; i < queue_num; i++) { + if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || + queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + return NULL; + } + queue_temp = queue_head + i + (j * queue_num); + + queue_temp->cq = + dma_pool_alloc(sizeof(struct fsl_qdma_format) * + queue_size[i], + sizeof(struct fsl_qdma_format) * + queue_size[i], &queue_temp->bus_addr); + + memset(queue_temp->cq, 0x0, queue_size[i] * + sizeof(struct fsl_qdma_format)); + + if (!queue_temp->cq) + return NULL; + + queue_temp->block_base = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + queue_temp->n_cq = queue_size[i]; + queue_temp->id = i; + queue_temp->count = 0; + queue_temp->virt_head = queue_temp->cq; + + } + } + return queue_head; +} + +static struct fsl_qdma_queue *fsl_qdma_prep_status_queue(void) +{ + struct fsl_qdma_queue *status_head; + unsigned int status_size; + + status_size = QDMA_STATUS_SIZE; + if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || + status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + return NULL; + } + + status_head = rte_zmalloc("qdma: status head", sizeof(*status_head), 0); + if (!status_head) + return NULL; + + /* + * Buffer for queue command + */ + status_head->cq = dma_pool_alloc(sizeof(struct fsl_qdma_format) * + status_size, + sizeof(struct fsl_qdma_format) * + status_size, + &status_head->bus_addr); + + memset(status_head->cq, 0x0, status_size * + sizeof(struct fsl_qdma_format)); + if (!status_head->cq) + return NULL; + + status_head->n_cq = status_size; + status_head->virt_head = status_head->cq; + + return status_head; +} + +static int fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma) +{ + void *ctrl = fsl_qdma->ctrl_base; + void *block; + int i, count = RETRIES; + unsigned int j; + u32 reg; + + /* Disable the command queue and wait for idle state. */ + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + for (i = 0; i < FSL_QDMA_QUEUE_NUM_MAX; i++) + qdma_writel(0, block + FSL_QDMA_BCQMR(i)); + } + while (true) { + reg = qdma_readl(ctrl + FSL_QDMA_DSR); + if (!(reg & FSL_QDMA_DSR_DB)) + break; + if (count-- < 0) + return -EBUSY; + rte_delay_us(100); + } + + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + + /* Disable status queue. */ + qdma_writel(0, block + FSL_QDMA_BSQMR); + + /* + * clear the command queue interrupt detect register for + * all queues. + */ + qdma_writel(0xffffffff, block + FSL_QDMA_BCQIDR(0)); + } + + return 0; +} + +static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) +{ + struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; + struct fsl_qdma_queue *temp; + void *ctrl = fsl_qdma->ctrl_base; + void *block; + u32 i, j; + u32 reg; + int ret, val; + + /* Try to halt the qDMA engine first. */ + ret = fsl_qdma_halt(fsl_qdma); + if (ret) { + return ret; + } + + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + for (i = 0; i < fsl_qdma->n_queues; i++) { + temp = fsl_queue + i + (j * fsl_qdma->n_queues); + /* + * Initialize Command Queue registers to + * point to the first + * command descriptor in memory. + * Dequeue Pointer Address Registers + * Enqueue Pointer Address Registers + */ + + qdma_writel(lower_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQDPA_SADDR(i)); + qdma_writel(upper_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEDPA_SADDR(i)); + qdma_writel(lower_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEPA_SADDR(i)); + qdma_writel(upper_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEEPA_SADDR(i)); + + /* Initialize the queue mode. */ + reg = FSL_QDMA_BCQMR_EN; + reg |= FSL_QDMA_BCQMR_CD_THLD(ilog2(temp->n_cq) - 4); + reg |= FSL_QDMA_BCQMR_CQ_SIZE(ilog2(temp->n_cq) - 6); + qdma_writel(reg, block + FSL_QDMA_BCQMR(i)); + } + + /* + * Workaround for erratum: ERR010812. + * We must enable XOFF to avoid the enqueue rejection occurs. + * Setting SQCCMR ENTER_WM to 0x20. + */ + + qdma_writel(FSL_QDMA_SQCCMR_ENTER_WM, + block + FSL_QDMA_SQCCMR); + + /* + * Initialize status queue registers to point to the first + * command descriptor in memory. + * Dequeue Pointer Address Registers + * Enqueue Pointer Address Registers + */ + + qdma_writel( + upper_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEEPAR); + qdma_writel( + lower_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEPAR); + qdma_writel( + upper_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEDPAR); + qdma_writel( + lower_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQDPAR); + /* Desiable status queue interrupt. */ + + qdma_writel(0x0, block + FSL_QDMA_BCQIER(0)); + qdma_writel(0x0, block + FSL_QDMA_BSQICR); + qdma_writel(0x0, block + FSL_QDMA_CQIER); + + /* Initialize the status queue mode. */ + reg = FSL_QDMA_BSQMR_EN; + val = ilog2(fsl_qdma->status[j]->n_cq) - 6; + reg |= FSL_QDMA_BSQMR_CQ_SIZE(val); + qdma_writel(reg, block + FSL_QDMA_BSQMR); + } + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg &= ~FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + + return 0; +} + +static void +dma_release(void *fsl_chan) +{ + ((struct fsl_qdma_chan *)fsl_chan)->free = true; + fsl_qdma_free_chan_resources((struct fsl_qdma_chan *)fsl_chan); +} + +static int +dpaa_qdma_init(struct rte_dmadev *dmadev) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + struct fsl_qdma_chan *fsl_chan; + uint64_t phys_addr; + unsigned int len; + int ccsr_qdma_fd; + int regs_size; + int ret; + u32 i; + + fsl_qdma->desc_allocated = 0; + fsl_qdma->n_chans = VIRT_CHANNELS; + fsl_qdma->n_queues = QDMA_QUEUES; + fsl_qdma->num_blocks = QDMA_BLOCKS; + fsl_qdma->block_offset = QDMA_BLOCK_OFFSET; + + len = sizeof(*fsl_chan) * fsl_qdma->n_chans; + fsl_qdma->chans = rte_zmalloc("qdma: fsl chans", len, 0); + if (!fsl_qdma->chans) + return -1; + + len = sizeof(struct fsl_qdma_queue *) * fsl_qdma->num_blocks; + fsl_qdma->status = rte_zmalloc("qdma: fsl status", len, 0); + if (!fsl_qdma->status) { + rte_free(fsl_qdma->chans); + return -1; + } + + for (i = 0; i < fsl_qdma->num_blocks; i++) { + rte_atomic32_init(&wait_task[i]); + fsl_qdma->status[i] = fsl_qdma_prep_status_queue(); + if (!fsl_qdma->status[i]) + goto err; + } + + ccsr_qdma_fd = open("/dev/mem", O_RDWR); + if (unlikely(ccsr_qdma_fd < 0)) { + goto err; + } + + regs_size = fsl_qdma->block_offset * (fsl_qdma->num_blocks + 2); + phys_addr = QDMA_CCSR_BASE; + fsl_qdma->ctrl_base = mmap(NULL, regs_size, PROT_READ | + PROT_WRITE, MAP_SHARED, + ccsr_qdma_fd, phys_addr); + + close(ccsr_qdma_fd); + if (fsl_qdma->ctrl_base == MAP_FAILED) { + goto err; + } + + fsl_qdma->status_base = fsl_qdma->ctrl_base + QDMA_BLOCK_OFFSET; + fsl_qdma->block_base = fsl_qdma->status_base + QDMA_BLOCK_OFFSET; + + fsl_qdma->queue = fsl_qdma_alloc_queue_resources(fsl_qdma); + if (!fsl_qdma->queue) { + munmap(fsl_qdma->ctrl_base, regs_size); + goto err; + } + + for (i = 0; i < fsl_qdma->n_chans; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + fsl_chan->qdma = fsl_qdma; + fsl_chan->queue = fsl_qdma->queue + i % (fsl_qdma->n_queues * + fsl_qdma->num_blocks); + fsl_chan->free = true; + } + + ret = fsl_qdma_reg_init(fsl_qdma); + if (ret) { + munmap(fsl_qdma->ctrl_base, regs_size); + goto err; + } + + return 0; + +err: + rte_free(fsl_qdma->chans); + rte_free(fsl_qdma->status); + + return -1; +} static int dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, - __rte_unused struct rte_dpaa_device *dpaa_dev) + struct rte_dpaa_device *dpaa_dev) { + struct rte_dmadev *dmadev; + int ret; + + dmadev = rte_dmadev_pmd_allocate(dpaa_dev->device.name); + if (!dmadev) { + return -EINVAL; + } + + dmadev->dev_private = rte_zmalloc("struct fsl_qdma_engine *", + sizeof(struct fsl_qdma_engine), + RTE_CACHE_LINE_SIZE); + if (!dmadev->dev_private) { + (void)rte_dmadev_pmd_release(dmadev); + return -ENOMEM; + } + + dpaa_dev->dmadev = dmadev; + + /* Invoke PMD device initialization function */ + ret = dpaa_qdma_init(dmadev); + if (ret) { + rte_free(dmadev->dev_private); + (void)rte_dmadev_pmd_release(dmadev); + return ret; + } + return 0; } static int -dpaa_qdma_remove(__rte_unused struct rte_dpaa_device *dpaa_dev) +dpaa_qdma_remove(struct rte_dpaa_device *dpaa_dev) { + struct rte_dmadev *dmadev = dpaa_dev->dmadev; + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + int i = 0, max = QDMA_QUEUES * QDMA_BLOCKS; + + for (i = 0; i < max; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + if (fsl_chan->free == false) + dma_release(fsl_chan); + } + + rte_free(fsl_qdma->status); + rte_free(fsl_qdma->chans); + return 0; } diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h new file mode 100644 index 0000000000..cc0d1f114e --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -0,0 +1,247 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#ifndef _DPAA_QDMA_H_ +#define _DPAA_QDMA_H_ + +#define CORE_NUMBER 4 +#define RETRIES 5 + +#define FSL_QDMA_DMR 0x0 +#define FSL_QDMA_DSR 0x4 +#define FSL_QDMA_DEIER 0xe00 +#define FSL_QDMA_DEDR 0xe04 +#define FSL_QDMA_DECFDW0R 0xe10 +#define FSL_QDMA_DECFDW1R 0xe14 +#define FSL_QDMA_DECFDW2R 0xe18 +#define FSL_QDMA_DECFDW3R 0xe1c +#define FSL_QDMA_DECFQIDR 0xe30 +#define FSL_QDMA_DECBR 0xe34 + +#define FSL_QDMA_BCQMR(x) (0xc0 + 0x100 * (x)) +#define FSL_QDMA_BCQSR(x) (0xc4 + 0x100 * (x)) +#define FSL_QDMA_BCQEDPA_SADDR(x) (0xc8 + 0x100 * (x)) +#define FSL_QDMA_BCQDPA_SADDR(x) (0xcc + 0x100 * (x)) +#define FSL_QDMA_BCQEEPA_SADDR(x) (0xd0 + 0x100 * (x)) +#define FSL_QDMA_BCQEPA_SADDR(x) (0xd4 + 0x100 * (x)) +#define FSL_QDMA_BCQIER(x) (0xe0 + 0x100 * (x)) +#define FSL_QDMA_BCQIDR(x) (0xe4 + 0x100 * (x)) + +#define FSL_QDMA_SQEDPAR 0x808 +#define FSL_QDMA_SQDPAR 0x80c +#define FSL_QDMA_SQEEPAR 0x810 +#define FSL_QDMA_SQEPAR 0x814 +#define FSL_QDMA_BSQMR 0x800 +#define FSL_QDMA_BSQSR 0x804 +#define FSL_QDMA_BSQICR 0x828 +#define FSL_QDMA_CQMR 0xa00 +#define FSL_QDMA_CQDSCR1 0xa08 +#define FSL_QDMA_CQDSCR2 0xa0c +#define FSL_QDMA_CQIER 0xa10 +#define FSL_QDMA_CQEDR 0xa14 +#define FSL_QDMA_SQCCMR 0xa20 + +#define FSL_QDMA_SQICR_ICEN + +#define FSL_QDMA_CQIDR_CQT 0xff000000 +#define FSL_QDMA_CQIDR_SQPE 0x800000 +#define FSL_QDMA_CQIDR_SQT 0x8000 + +#define FSL_QDMA_BCQIER_CQTIE 0x8000 +#define FSL_QDMA_BCQIER_CQPEIE 0x800000 +#define FSL_QDMA_BSQICR_ICEN 0x80000000 +#define FSL_QDMA_BSQICR_ICST(x) ((x) << 16) +#define FSL_QDMA_CQIER_MEIE 0x80000000 +#define FSL_QDMA_CQIER_TEIE 0x1 +#define FSL_QDMA_SQCCMR_ENTER_WM 0x200000 + +#define FSL_QDMA_QUEUE_MAX 8 + +#define FSL_QDMA_BCQMR_EN 0x80000000 +#define FSL_QDMA_BCQMR_EI 0x40000000 +#define FSL_QDMA_BCQMR_EI_BE 0x40 +#define FSL_QDMA_BCQMR_CD_THLD(x) ((x) << 20) +#define FSL_QDMA_BCQMR_CQ_SIZE(x) ((x) << 16) + +#define FSL_QDMA_BCQSR_QF 0x10000 +#define FSL_QDMA_BCQSR_XOFF 0x1 +#define FSL_QDMA_BCQSR_QF_XOFF_BE 0x1000100 + +#define FSL_QDMA_BSQMR_EN 0x80000000 +#define FSL_QDMA_BSQMR_DI 0x40000000 +#define FSL_QDMA_BSQMR_DI_BE 0x40 +#define FSL_QDMA_BSQMR_CQ_SIZE(x) ((x) << 16) + +#define FSL_QDMA_BSQSR_QE 0x20000 +#define FSL_QDMA_BSQSR_QE_BE 0x200 +#define FSL_QDMA_BSQSR_QF 0x10000 + +#define FSL_QDMA_DMR_DQD 0x40000000 +#define FSL_QDMA_DSR_DB 0x80000000 + +#define FSL_QDMA_COMMAND_BUFFER_SIZE 64 +#define FSL_QDMA_DESCRIPTOR_BUFFER_SIZE 32 +#define FSL_QDMA_CIRCULAR_DESC_SIZE_MIN 64 +#define FSL_QDMA_CIRCULAR_DESC_SIZE_MAX 16384 +#define FSL_QDMA_QUEUE_NUM_MAX 8 + +#define FSL_QDMA_CMD_RWTTYPE 0x4 +#define FSL_QDMA_CMD_LWC 0x2 + +#define FSL_QDMA_CMD_RWTTYPE_OFFSET 28 +#define FSL_QDMA_CMD_NS_OFFSET 27 +#define FSL_QDMA_CMD_DQOS_OFFSET 24 +#define FSL_QDMA_CMD_WTHROTL_OFFSET 20 +#define FSL_QDMA_CMD_DSEN_OFFSET 19 +#define FSL_QDMA_CMD_LWC_OFFSET 16 + +#define QDMA_CCDF_STATUS 20 +#define QDMA_CCDF_OFFSET 20 +#define QDMA_CCDF_MASK GENMASK(28, 20) +#define QDMA_CCDF_FOTMAT BIT(29) +#define QDMA_CCDF_SER BIT(30) + +#define QDMA_SG_FIN BIT(30) +#define QDMA_SG_EXT BIT(31) +#define QDMA_SG_LEN_MASK GENMASK(29, 0) + +#define QDMA_BIG_ENDIAN 1 +#define COMP_TIMEOUT 100000 +#define COMMAND_QUEUE_OVERFLLOW 10 + +/* qdma engine attribute */ +#define QDMA_QUEUE_SIZE 64 +#define QDMA_STATUS_SIZE 64 +#define QDMA_CCSR_BASE 0x8380000 +#define VIRT_CHANNELS 32 +#define QDMA_BLOCK_OFFSET 0x10000 +#define QDMA_BLOCKS 4 +#define QDMA_QUEUES 8 +#define QDMA_DELAY 1000 + +#define __arch_getq(a) (*(volatile u64 *)(a)) +#define __arch_putq(v, a) (*(volatile u64 *)(a) = (v)) +#define __arch_getq32(a) (*(volatile u32 *)(a)) +#define __arch_putq32(v, a) (*(volatile u32 *)(a) = (v)) +#define readq32(c) \ + ({ u32 __v = __arch_getq32(c); rte_io_rmb(); __v; }) +#define writeq32(v, c) \ + ({ u32 __v = v; __arch_putq32(__v, c); __v; }) +#define ioread32(_p) readq32(_p) +#define iowrite32(_v, _p) writeq32(_v, _p) + +#define ioread32be(_p) be32_to_cpu(readq32(_p)) +#define iowrite32be(_v, _p) writeq32(be32_to_cpu(_v), _p) + +#ifdef QDMA_BIG_ENDIAN +#define QDMA_IN(addr) ioread32be(addr) +#define QDMA_OUT(addr, val) iowrite32be(val, addr) +#define QDMA_IN_BE(addr) ioread32(addr) +#define QDMA_OUT_BE(addr, val) iowrite32(val, addr) +#else +#define QDMA_IN(addr) ioread32(addr) +#define QDMA_OUT(addr, val) iowrite32(val, addr) +#define QDMA_IN_BE(addr) ioread32be(addr) +#define QDMA_OUT_BE(addr, val) iowrite32be(val, addr) +#endif + +#define FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma_engine, x) \ + (((fsl_qdma_engine)->block_offset) * (x)) + +typedef void (*dma_call_back)(void *params); + +/* qDMA Command Descriptor Formats */ +struct fsl_qdma_format { + __le32 status; /* ser, status */ + __le32 cfg; /* format, offset */ + union { + struct { + __le32 addr_lo; /* low 32-bits of 40-bit address */ + u8 addr_hi; /* high 8-bits of 40-bit address */ + u8 __reserved1[2]; + u8 cfg8b_w1; /* dd, queue */ + }; + __le64 data; + }; +}; + +/* qDMA Source Descriptor Format */ +struct fsl_qdma_sdf { + __le32 rev3; + __le32 cfg; /* rev4, bit[0-11] - ssd, bit[12-23] sss */ + __le32 rev5; + __le32 cmd; +}; + +/* qDMA Destination Descriptor Format */ +struct fsl_qdma_ddf { + __le32 rev1; + __le32 cfg; /* rev2, bit[0-11] - dsd, bit[12-23] - dss */ + __le32 rev3; + __le32 cmd; +}; + +enum dma_status { + DMA_COMPLETE, + DMA_IN_PROGRESS, + DMA_IN_PREPAR, + DMA_PAUSED, + DMA_ERROR, +}; + +struct fsl_qdma_chan { + struct fsl_qdma_engine *qdma; + struct fsl_qdma_queue *queue; + bool free; + struct list_head list; +}; + +struct fsl_qdma_list { + struct list_head dma_list; +}; + +struct fsl_qdma_queue { + struct fsl_qdma_format *virt_head; + struct list_head comp_used; + struct list_head comp_free; + dma_addr_t bus_addr; + u32 n_cq; + u32 id; + u32 count; + struct fsl_qdma_format *cq; + void *block_base; +}; + +struct fsl_qdma_comp { + dma_addr_t bus_addr; + dma_addr_t desc_bus_addr; + void *virt_addr; + int index; + void *desc_virt_addr; + struct fsl_qdma_chan *qchan; + dma_call_back call_back_func; + void *params; + struct list_head list; +}; + +struct fsl_qdma_engine { + int desc_allocated; + void *ctrl_base; + void *status_base; + void *block_base; + u32 n_chans; + u32 n_queues; + int error_irq; + struct fsl_qdma_queue *queue; + struct fsl_qdma_queue **status; + struct fsl_qdma_chan *chans; + u32 num_blocks; + u8 free_block_id; + u32 vchan_map[4]; + int block_offset; +}; + +static rte_atomic32_t wait_task[CORE_NUMBER]; + +#endif /* _DPAA_QDMA_H_ */ From patchwork Thu Sep 9 11:14:57 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 98421 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 257B6A0547; Thu, 9 Sep 2021 13:15:46 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 773444114F; Thu, 9 Sep 2021 13:15:32 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2048.outbound.protection.outlook.com [40.107.22.48]) by mails.dpdk.org (Postfix) with ESMTP id 6A8D3410F7 for ; Thu, 9 Sep 2021 13:15:30 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hL30UCEX49oCslGwFCJph8ZSIeoYzcldPD/P1YgkgimCI27d/GlXIdWLPmy/rmZhuPhqT5wdIB11K1N8TFfV3bmJQ0eDQcmpoZcB5e0T777MUeMax0Pt5fGNF1sbXU/Drl5v3bP60FCKXeFMLcFL71PvYhSZeu1NZI4jDEvrqFflyA4A1vFq1rBFSY1cN0QRl2woOxgJF2PXFU/P4UP/6svkczaDHVNKqQeHtsacxyNqKE85gdLlZl0m5noX6mnIGmRP69orgqiVmjlrK9qQQRmfV8YmmJCrw6nqKIn2qUsG9W6mYbcAgOnxs0sXymwC8PTbwn7s56QMYH0wH0dhhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=squn3PlwCp/QWcZqJNF5NxS0pXL6s4V/5pRlQckVlG0=; b=O+pcDoAAEK0am87SgOpxnM9xz95aUDcmhbBKuN43jwyiXftTl9gLq4kMvZVXu0q90igcSdulcQrXvT/3Hdj72aBaF23VwIxjV6WnAUdRgKEHLkOR99lNGoD6cI4iX3VObfkMQgIBH0FIZSTwsp964wxTrdu+0vS1GPdR/uzggDJvDFj/V2vztR0dpPt6F5ChN4MlIYPUUmyjJoIHGESGVem/jDbmO/eHjW9w1OgNkhbjxqy5O/mmOWWkfdUq7oBg2x/vDpL+fpq1ENJ1XRORSaMDRZUfvmVtPqqrWgOZkVw/Bkko0T6x4ZrmP+EWwHCcXtIJNCdSSpmhuGlw9eC9Kg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=squn3PlwCp/QWcZqJNF5NxS0pXL6s4V/5pRlQckVlG0=; b=CUvoO4FsmM3Mx97qpKO/ycgJA4iU6xD45zzPkldjD5PsenD4Z3ECAzO0+qkPnkbbgpiYOnWn168fEp6LzkFEosjmPTxbBd244h5yjw42cgyPaB98qX8wiy2NticajyncZ2lRN7OiGenflESad4J/S6JTnGrAO3rWA9KVma5m8wc= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR0401MB2367.eurprd04.prod.outlook.com (2603:10a6:800:24::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14; Thu, 9 Sep 2021 11:15:29 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7%8]) with mapi id 15.20.4500.015; Thu, 9 Sep 2021 11:15:29 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Thu, 9 Sep 2021 16:44:57 +0530 Message-Id: <20210909111500.3901706-4-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210909111500.3901706-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Thu, 9 Sep 2021 11:15:27 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 8edc91a1-b323-4ab3-5f4d-08d97383219a X-MS-TrafficTypeDiagnostic: VI1PR0401MB2367: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3631; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: FlRml5NDgFAoYi3b/jKhcbpUfDW1yoFTxGu4p+Q8ii+pMUIOvV5hiePReunA750It5FU9+pOoKBNtW9TZLI+0e9gd1uF8QgvrJBGac7WKzcze88055rmkgOBkxxqdC/ZhMMYCOrSR8RTW5xp24r9IpiKy3Vp3HQUZpJ+Jjs9UvYLghySUpZPR0xTJbDGqCvXTUOgfTWx45KZxVG9d/HrT6o1xONkKTemQmicaQfpauAaXgCrt6D9yoxLlKceKYPEF0oQrgE5x6/Ob768jGmB3c04Q8B5CpUB5ecN2IMuX96Fh+tBqYRwLG/Ba9xr8Tr1Nx8/e9SxO8HYuH9qjDErRYwsTwLcYiSgg3jrIgPV1qCVny8biOHm5lNeBfaXBIrLyviSiFzHtMq88Tmxuu1xBA1II4kQvv+CSN4geVB18mRfGdfxvNY2BtMXDLGPQLw8GGt8Fsk0QRBkNON5+J1Z65IBpFpEn7FzzmiGNZ7Q9q/sqKzPRDKZkpCXcQWd2jb0cEHIMsCzM+28Aw2ApadGR2UpM1IMFotnsGRixlUkTuP7f9iiYee+ZOPij2+PC8//VlKKolbdBglbgxAofqFHLOMDPd2pzrlYq4QcIE5YREbNp+v/cwl+/Ck9SZ9BNSn57D1bmZj9bUmG5n/rTTe4VCJvLQD0pNfBXIg/ki5SMGPjCjuHDXeUImsGYruT6XA4BWGBtur05Ud2m8LioA31UU4wbaOUTBe2DESB2SaVu00= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(136003)(346002)(396003)(39860400002)(376002)(366004)(66476007)(6486002)(7696005)(66556008)(186003)(52116002)(86362001)(36756003)(8676002)(1006002)(83380400001)(5660300002)(956004)(4326008)(6666004)(2616005)(66946007)(6916009)(478600001)(1076003)(38350700002)(8936002)(38100700002)(26005)(316002)(2906002)(55236004)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: BjRoY+BXYn/burLLAQ/1A6yXbpzsT8pcET1TOq/bDk0cfwNF1u1cx9DgQH9HZ6tmrTWieTzESlVj+TdZIQUVwMWqSXTtX/YOlqhwLnUkqM8Qv3dktKms7odKPWD/AhjvIY7OisCOuUlvVueOqF4sn72ptFZaz/IZSz+tJwH0QV0XHmMQAG9vcyXX61csyENoaLoLJ1TJIRXcBCyK07i3cJgYJzaoQkW2r1C2e6Lnr9IoKc+F71+MVH8SQhiWz3VntXZsa6t3ilz69B0iGR5kqzf7aRpeGZiytOtn39NfMGgm9XEtFnlY+vYlKC6wogemx/Z84d2q/p8qM6IZ0evB9I8JfTBtefrgsVxtIOQOyWBXLV95jmW2YkhuZPetYRg7vKw+jW88i3BecQe1YwV1JVNFvLyGmr2IVHmF8jiH7CPKnTQ3ZjG+CtJAWEBQGpIp5XXU0dqOXhpnP0PLJEFaq5kIKBSYkLLmsEBSdlUtqpfICKZjVbPIFxPIGixfLkdTbIkxKGUuHPGmn7Fra01CCE6uSJH4Zs848XsByX2gEC5nPDkmrs2tmFvL81Vhh/N2ngHdXAZJhYLHrozOI8hWKO5ml8JvWkLvwu53jYdDzXAI1JiTF3A+y5LojqW9VmQ3V/rdfCcR9SXT4h7pgmYg8qQy2yhx7VZRzeZ47zMMIi3OpxRNjrJ8gg3a4uDb6uChDtMUJ4CqNbysY5w9/b4FTIWvxDU41kZaQlmNqmiiVhsATjkfvT9cvTqqR3HN8FsQDvTfBgZ9mXYP+hwcepiyadIqxufaUR02DuGDYNZwI9pbV9xSmHarw1CKUZ4h0QQPAomXn1cqe6kn54u8Q4kBVdiySEPD+8fMLMgTKmNQlqPeoNyQbuesS9Hu+RS1TT2XF9AtWJ1Yn3kcsK7op5RrOMshw4Mm+HyrM/NsrkVcKfa4/Q+O/ypK6O8lnSxzv06fZmyp5JzYHHIOZ7drryNpcTIdMaXEuw55OM7fxXvkaVr5lBX8DSVzTel0/aMbLIl5hx1PnLObgA0Il/vzwK+/6nHWleiKPbw7oLeq4WWjeaP7pEvYyctNFp+zLOMRVxw0bG2RWKjbu8x4ncx8a8Njcw2s75F7sj0G3vWybGFfPkUHDRbXc/5cZPEYm7y2gPC+6l15IiBvxKwBHtltr1CIYmlulITEmHYDxejeyi1JtEAvCgwhqkDwnIOpaQQcW3uiFbkgOGLhaR8cFf2LOIvmVb1SLsXGeOj7Ns41Zsaj+EgZn8v5Y94HCkRksitQzQk9yOHLwuH8tE4UMwIKqyE5iNY3P0KLlBaiEVVwj5MTz6Nsjwdp4juvTg44M19sR44f X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8edc91a1-b323-4ab3-5f4d-08d97383219a X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2021 11:15:29.5482 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: iycV2HRc3Q3FUpWpYlwviG/ZGflBhMymUwyZfgcJQ8jFHZORnfXVSyXVK8fVWUX3 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2367 Subject: [dpdk-dev] [PATCH 3/6] dma/dpaa: add driver logs X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch supports DPAA DMA driver logs. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 10 +++++++ drivers/dma/dpaa/dpaa_qdma_logs.h | 46 +++++++++++++++++++++++++++++++ 2 files changed, 56 insertions(+) create mode 100644 drivers/dma/dpaa/dpaa_qdma_logs.h diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index aea09edc9e..8b0454abce 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -6,6 +6,7 @@ #include #include "dpaa_qdma.h" +#include "dpaa_qdma_logs.h" static inline int ilog2(int x) { @@ -107,6 +108,7 @@ static struct fsl_qdma_queue for (i = 0; i < queue_num; i++) { if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + DPAA_QDMA_ERR("Get wrong queue-sizes.\n"); return NULL; } queue_temp = queue_head + i + (j * queue_num); @@ -143,6 +145,7 @@ static struct fsl_qdma_queue *fsl_qdma_prep_status_queue(void) status_size = QDMA_STATUS_SIZE; if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + DPAA_QDMA_ERR("Get wrong status_size.\n"); return NULL; } @@ -227,6 +230,7 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) /* Try to halt the qDMA engine first. */ ret = fsl_qdma_halt(fsl_qdma); if (ret) { + DPAA_QDMA_ERR("DMA halt failed!"); return ret; } @@ -353,6 +357,7 @@ dpaa_qdma_init(struct rte_dmadev *dmadev) ccsr_qdma_fd = open("/dev/mem", O_RDWR); if (unlikely(ccsr_qdma_fd < 0)) { + DPAA_QDMA_ERR("Can not open /dev/mem for qdma CCSR map"); goto err; } @@ -364,6 +369,8 @@ dpaa_qdma_init(struct rte_dmadev *dmadev) close(ccsr_qdma_fd); if (fsl_qdma->ctrl_base == MAP_FAILED) { + DPAA_QDMA_ERR("Can not map CCSR base qdma: Phys: %08" PRIx64 + "size %d\n", phys_addr, regs_size); goto err; } @@ -387,6 +394,7 @@ dpaa_qdma_init(struct rte_dmadev *dmadev) ret = fsl_qdma_reg_init(fsl_qdma); if (ret) { + DPAA_QDMA_ERR("Can't Initialize the qDMA engine.\n"); munmap(fsl_qdma->ctrl_base, regs_size); goto err; } @@ -409,6 +417,7 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, dmadev = rte_dmadev_pmd_allocate(dpaa_dev->device.name); if (!dmadev) { + DPAA_QDMA_ERR("Unable to allocate dmadevice"); return -EINVAL; } @@ -462,3 +471,4 @@ static struct rte_dpaa_driver rte_dpaa_qdma_pmd = { }; RTE_PMD_REGISTER_DPAA(dpaa_qdma, rte_dpaa_qdma_pmd); +RTE_LOG_REGISTER_DEFAULT(dpaa_qdma_logtype, INFO); diff --git a/drivers/dma/dpaa/dpaa_qdma_logs.h b/drivers/dma/dpaa/dpaa_qdma_logs.h new file mode 100644 index 0000000000..01d4a508fc --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma_logs.h @@ -0,0 +1,46 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#ifndef __DPAA_QDMA_LOGS_H__ +#define __DPAA_QDMA_LOGS_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +extern int dpaa_qdma_logtype; + +#define DPAA_QDMA_LOG(level, fmt, args...) \ + rte_log(RTE_LOG_ ## level, dpaa_qdma_logtype, "dpaa_qdma: " \ + fmt "\n", ## args) + +#define DPAA_QDMA_DEBUG(fmt, args...) \ + rte_log(RTE_LOG_DEBUG, dpaa_qdma_logtype, "dpaa_qdma: %s(): " \ + fmt "\n", __func__, ## args) + +#define DPAA_QDMA_FUNC_TRACE() DPAA_QDMA_DEBUG(">>") + +#define DPAA_QDMA_INFO(fmt, args...) \ + DPAA_QDMA_LOG(INFO, fmt, ## args) +#define DPAA_QDMA_ERR(fmt, args...) \ + DPAA_QDMA_LOG(ERR, fmt, ## args) +#define DPAA_QDMA_WARN(fmt, args...) \ + DPAA_QDMA_LOG(WARNING, fmt, ## args) + +/* DP Logs, toggled out at compile time if level lower than current level */ +#define DPAA_QDMA_DP_LOG(level, fmt, args...) \ + RTE_LOG_DP(level, PMD, "dpaa_qdma: " fmt "\n", ## args) + +#define DPAA_QDMA_DP_DEBUG(fmt, args...) \ + DPAA_QDMA_DP_LOG(DEBUG, fmt, ## args) +#define DPAA_QDMA_DP_INFO(fmt, args...) \ + DPAA_QDMA_DP_LOG(INFO, fmt, ## args) +#define DPAA_QDMA_DP_WARN(fmt, args...) \ + DPAA_QDMA_DP_LOG(WARNING, fmt, ## args) + +#ifdef __cplusplus +} +#endif + +#endif /* __DPAA_QDMA_LOGS_H__ */ From patchwork Thu Sep 9 11:14:58 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 98422 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 9187DA0547; Thu, 9 Sep 2021 13:15:52 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9FD2441155; Thu, 9 Sep 2021 13:15:33 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2078.outbound.protection.outlook.com [40.107.22.78]) by mails.dpdk.org (Postfix) with ESMTP id 9F0D241154 for ; Thu, 9 Sep 2021 13:15:32 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IqD3Knmy4atdoOYmOw3YaGfC9kCTvZD3CzybLYIdLJnzbxjkFdaXnc40s04t7vp6tX3v79DQmj3k0F/kAT7V5y2dMAWQdWhFHTR8LSSKGmNocMQ7JXIYPKcRGz51K4IwVuiAEpM8pE8wOTvO44vqrgc8gZqaRmBmIxEsPe/hgoGd3E60U5yYFIaInBYm/cfnVakGC/vvpWmtHlKlJ7dCVgjWAMKErK046zlfAkxnMj8buk+6cDcCzRbmu1vY28WTulHSvAKT11CAQGn9dBcR7njm3C3j8gQRo5WzudB9geIX38p1kCs1sMuVOgihoWi/OSnJOO8Z6UbtR5gaFnmVgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=DyUtW3L4INYMm4ubRUv7NpJw48lRoxkRztW5Jn/2VXQ=; b=Vcd+AftgU++H8PbIYWY2HgYsTakGRunI6XbwaNiJBprqdS4sR4KPRCcZPvD2RYKnD5zQ1SPQCrw0Qa6UUPPFXLK7cTP4Q1q24BbjYnSt70RtoYot/QamhNbvOjbtgGB8dgSN11D7epbv5lHY54+r7T7zyyCy09pdJ/9NyEKcuUivnz9rgiTOtTBY8Jns4ZipNh9HASVFa1nXITbYMlfPfj5fmurJCOxGO+d9I9WN8M4jvjSyO5WMTtZfhDSUlJDLkQWEom9BDQIyzU5pVGhhvRlVThv4erKd3E9k8jvp+sQjo2vk7GvdpKz8aMlh9haOEEse1L0D6yTtcNueBht8fQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=DyUtW3L4INYMm4ubRUv7NpJw48lRoxkRztW5Jn/2VXQ=; b=HGxW8ssGrZD6aJrdQXoa5iAu3IoNUCpR1Z0h4qNjsRFSBUawBxBgo6a7yZYE0HWsu9wcSA77FKSc0HQh210/7TV4inhg7MewlEaMxPfZe5xmeK+5CFxAuARpyaFOLlDYaMyGO4puf7DWrqW5g4mSsx4hEJBuST5zHiP5X1XaWIA= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR0401MB2367.eurprd04.prod.outlook.com (2603:10a6:800:24::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14; Thu, 9 Sep 2021 11:15:31 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7%8]) with mapi id 15.20.4500.015; Thu, 9 Sep 2021 11:15:31 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Thu, 9 Sep 2021 16:44:58 +0530 Message-Id: <20210909111500.3901706-5-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210909111500.3901706-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Thu, 9 Sep 2021 11:15:29 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 45382cc6-b807-4720-91df-08d9738322de X-MS-TrafficTypeDiagnostic: VI1PR0401MB2367: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:2958; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 6fMRBblvPvnV/M1Wj6bPOEJovVM55ujBYsXOPvVMAKJ73Lutw/5OChcd84r0J8rtqe+PfVymKFqD40hy+4TNEChyM2ewj3fXM4UhqREFUy/iWkRw74ZUKujStXs92X1RxjXhhRoElJcX5ZGfbuMAPUgnJzvQyaQrYHklJbqF5XLbtyrAZkP3HJZCOSS5zMDJj5HkxMt3qlm5+Sd8h7ViYa3hMN/MQ57vPvryVOJO/12vu/43IxuztJGMIraTTVQyj9creLptBV/RQJisr/b5qmvTX5mxsaqGgQ+Dc1LJu34If3n7IoDntWScSAmGwwLIcDjZONIfht7WFEyBgmjliu2218LRaGSXM0jbEA6CxyKS5fyLG7n0dGUFEe1FfUwbSTb16JICowMxo/tf/VmPnmitb7LU7R+mZAtkArMhLK3emQx1PTnE2vS364t1El0VHpFmL7H0OA4MwCUR3P/xdMhtOCO2e68DEKSFJSWRBDEiXl/R9VVMjlF0j0q1gQUsVhMx4fSBaKzc6OofeeIpxPKKyxsFbtbSsRKBIKl76dNpRXrP34xLqzARGWcEm1g+nNWCQrBmswKuInQXP4LlOL764A2OMK0qr4x+F+67wysBSLzrbRGN8GOV84p98Fcwe06ZgM9omAz0aJOY7nWUxLO3el8wt2ZzP5zIdtqHxyZbM5VmyPDZBHlrbWH71/Rem2mbviNTdzPP7KlljGuVqk8PUraB2+sY0CJGbIcf00c= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(136003)(346002)(396003)(39860400002)(376002)(366004)(66476007)(6486002)(7696005)(66556008)(186003)(52116002)(86362001)(36756003)(8676002)(1006002)(83380400001)(5660300002)(956004)(4326008)(6666004)(2616005)(66946007)(6916009)(478600001)(1076003)(38350700002)(8936002)(38100700002)(26005)(316002)(2906002)(55236004)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: skOKiHv+I0N4ldL+Nf/gm3a6hi+jG8gQHiCXdsmTqp3szr61j5kRrU68ZFsRwfc93Ah96botd4vTTgVTFqjXXMvzG7OYeId+0EOKS+d1FVW1hEHL9KTxsP6nhd0A7BlHPyXXHKy5FDTtAZ/Aw5M+LWH6CjBl2LiFBETYwIyBe72CCfRBmuIRvro9uMGW+StHOXdM/KOS4ABJHe8gcmjPkHXUUqo1YLrgTPLE18RQ754L8QPEvqTQBBK80ysoHHy2PIYr0aXHnFNbP/lZt0hpeIAuNrAu5w8ZJfvsfKXaZ0HjbvKqc7S1M34ieSCeZwMpyO6hMN53XIvgOcKPSdIM1TOBsFbeR5XCzorw8hU+CjdYVEqEFI7wzryXYsq/cGUnFLkTRg83SJYzfJnEz9yGiZQnoJ+DC2kurV9mn6KKuLZUYpX2Rzn5+5KaclH72KKt7SqchTeW+RPtOERzL9P0k/bBv2oBD3LE7juIVR7bC3qSOqqJtZL/FFT3cHt2Plkh4/3A5ZiRT4SKwN5HviUrIu+cIKeeGkLoKSMLWOY0vuHsYP0rDhrJdDzvFhFi1JAH/WCLjf6ttprO30I9GGSNC0lbwtmx7mKSXJit/VaU4h+ESUz1oYaFfjA1r83gNYw7IPJiXmMK/x1hDdQCDdgifVxdtRU681Xz3QdRzebHhUSNJbWXd4gHGNaYxCYLiLX9lhTLJCfL2NU1L3rduM5Dg9+QB40D2CRmdO1nXfdLCle027zbTZFIzPiqyE8j9sUmRYQcrCJTpRzE21GnczAN96s4UHcXH9UQewmBRKiFZKf8XdHpNAk+NsdHNcFixoWN6mQPeoMRqlmJlCoFBP9at2E4iz6KRsE0XW8r1zweNSYZludD90z7nPII7qhZsNv9fq96uDZ4VH8hxS0dg1JRc0Npg7Mt8OR+Fp/EgH0IltjeKOO0RGKp0uU18P4qqyCAicdefs0jArw+qaoarceScpGdUVv3RCIIkGAnYtCjwMlKb6/NJdU3PHSF7DJ6PlPXxbNeKP4whNfeBOq1kfhioIC9WiKMCqZRiGDtS3p3kUdP28v/twUmXxGPztfYNuXmioLCEmuY7xVsLsGC4rgEd4VqMtzreat7QfTvW4O+sqL/MYpuXtHWTQpNNuzanUR0+6gcPl1SWxKiHx+UPTLqdOOYNBzFNw6mINNfH/uub4U91ww+WKf5O0bKsIfX9AUkzczmFx6SE+UCUAm3jhXsismCFF7YbdYMQMUu3TALCNJGakHMX+fk5eTn6Py+58JVdnVEWlNng3XgIIW6okzr4kQq9mObkeaYq7xrbxG70kKUp2Fnc4JksBUSNSaq6YKr X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 45382cc6-b807-4720-91df-08d9738322de X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2021 11:15:31.7067 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: S9L6N11eVbLiRA9fW2LwLAcRe/cxtAvNR5cgfeoIwVA04KagNxO1QZ7w5D5WLwNV X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2367 Subject: [dpdk-dev] [PATCH 4/6] dma/dpaa: support basic operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support basic DMA operations which includes device capability and channel setup. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 182 +++++++++++++++++++++++++++++++++++ drivers/dma/dpaa/dpaa_qdma.h | 6 ++ 2 files changed, 188 insertions(+) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 8b0454abce..0297166550 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -8,6 +8,18 @@ #include "dpaa_qdma.h" #include "dpaa_qdma_logs.h" +static inline void +qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr) +{ + ccdf->addr_hi = upper_32_bits(addr); + ccdf->addr_lo = rte_cpu_to_le_32(lower_32_bits(addr)); +} + +static inline void qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len) +{ + csgf->cfg = rte_cpu_to_le_32(len & QDMA_SG_LEN_MASK); +} + static inline int ilog2(int x) { int log = 0; @@ -84,6 +96,64 @@ static void fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) finally: fsl_qdma->desc_allocated--; } + +/* + * Pre-request command descriptor and compound S/G for enqueue. + */ +static int fsl_qdma_pre_request_enqueue_comp_sd_desc( + struct fsl_qdma_queue *queue, + int size, int aligned) +{ + struct fsl_qdma_comp *comp_temp; + struct fsl_qdma_sdf *sdf; + struct fsl_qdma_ddf *ddf; + struct fsl_qdma_format *csgf_desc; + int i; + + for (i = 0; i < (int)(queue->n_cq + COMMAND_QUEUE_OVERFLLOW); i++) { + comp_temp = rte_zmalloc("qdma: comp temp", + sizeof(*comp_temp), 0); + if (!comp_temp) + return -ENOMEM; + + comp_temp->virt_addr = + dma_pool_alloc(size, aligned, &comp_temp->bus_addr); + if (!comp_temp->virt_addr) { + rte_free(comp_temp); + return -ENOMEM; + } + + comp_temp->desc_virt_addr = + dma_pool_alloc(size, aligned, &comp_temp->desc_bus_addr); + if (!comp_temp->desc_virt_addr) + return -ENOMEM; + + memset(comp_temp->virt_addr, 0, FSL_QDMA_COMMAND_BUFFER_SIZE); + memset(comp_temp->desc_virt_addr, 0, + FSL_QDMA_DESCRIPTOR_BUFFER_SIZE); + + csgf_desc = (struct fsl_qdma_format *)comp_temp->virt_addr + 1; + sdf = (struct fsl_qdma_sdf *)comp_temp->desc_virt_addr; + ddf = (struct fsl_qdma_ddf *)comp_temp->desc_virt_addr + 1; + /* Compound Command Descriptor(Frame List Table) */ + qdma_desc_addr_set64(csgf_desc, comp_temp->desc_bus_addr); + /* It must be 32 as Compound S/G Descriptor */ + qdma_csgf_set_len(csgf_desc, 32); + /* Descriptor Buffer */ + sdf->cmd = rte_cpu_to_le_32(FSL_QDMA_CMD_RWTTYPE << + FSL_QDMA_CMD_RWTTYPE_OFFSET); + ddf->cmd = rte_cpu_to_le_32(FSL_QDMA_CMD_RWTTYPE << + FSL_QDMA_CMD_RWTTYPE_OFFSET); + ddf->cmd |= rte_cpu_to_le_32(FSL_QDMA_CMD_LWC << + FSL_QDMA_CMD_LWC_OFFSET); + + list_add_tail(&comp_temp->list, &queue->comp_free); + } + + return 0; +} + + static struct fsl_qdma_queue *fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) { @@ -311,6 +381,79 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) return 0; } +static int fsl_qdma_alloc_chan_resources(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; + int ret; + + if (fsl_queue->count++) + goto finally; + + INIT_LIST_HEAD(&fsl_queue->comp_free); + INIT_LIST_HEAD(&fsl_queue->comp_used); + + ret = fsl_qdma_pre_request_enqueue_comp_sd_desc(fsl_queue, + FSL_QDMA_COMMAND_BUFFER_SIZE, 64); + if (ret) { + DPAA_QDMA_ERR( + "failed to alloc dma buffer for comp descriptor\n"); + goto exit; + } + +finally: + return fsl_qdma->desc_allocated++; + +exit: + return -ENOMEM; +} + +static int +dpaa_info_get(const struct rte_dmadev *dev, struct rte_dmadev_info *dev_info, + uint32_t info_sz) +{ +#define DPAADMA_MAX_DESC 128 +#define DPAADMA_MIN_DESC 128 + + RTE_SET_USED(dev); + RTE_SET_USED(info_sz); + + dev_info->dev_capa = RTE_DMADEV_CAPA_MEM_TO_MEM | + RTE_DMADEV_CAPA_MEM_TO_DEV | + RTE_DMADEV_CAPA_DEV_TO_DEV | + RTE_DMADEV_CAPA_DEV_TO_MEM | + RTE_DMADEV_CAPA_SILENT | + RTE_DMADEV_CAPA_OPS_COPY; + dev_info->max_vchans = 1; + dev_info->max_desc = DPAADMA_MAX_DESC; + dev_info->min_desc = DPAADMA_MIN_DESC; + + return 0; +} + +static int +dpaa_get_channel(struct fsl_qdma_engine *fsl_qdma, uint16_t vchan) +{ + u32 i, start, end; + + start = fsl_qdma->free_block_id * QDMA_QUEUES; + fsl_qdma->free_block_id++; + + end = start + 1; + for (i = start; i < end; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + if (fsl_chan->free) { + fsl_chan->free = false; + fsl_qdma_alloc_chan_resources(fsl_chan); + fsl_qdma->vchan_map[vchan] = i; + return 0; + } + } + + return -1; +} + static void dma_release(void *fsl_chan) { @@ -318,6 +461,43 @@ dma_release(void *fsl_chan) fsl_qdma_free_chan_resources((struct fsl_qdma_chan *)fsl_chan); } +static int +dpaa_qdma_configure(__rte_unused struct rte_dmadev *dmadev, + __rte_unused const struct rte_dmadev_conf *dev_conf) +{ + return 0; +} + +static int +dpaa_qdma_start(__rte_unused struct rte_dmadev *dev) +{ + return 0; +} + +static int +dpaa_qdma_close(__rte_unused struct rte_dmadev *dev) +{ + return 0; +} + +static int +dpaa_qdma_queue_setup(struct rte_dmadev *dmadev, + uint16_t vchan, + __rte_unused const struct rte_dmadev_vchan_conf *conf) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + + return dpaa_get_channel(fsl_qdma, vchan); +} + +static struct rte_dmadev_ops dpaa_qdma_ops = { + .dev_info_get = dpaa_info_get, + .dev_configure = dpaa_qdma_configure, + .dev_start = dpaa_qdma_start, + .dev_close = dpaa_qdma_close, + .vchan_setup = dpaa_qdma_queue_setup, +}; + static int dpaa_qdma_init(struct rte_dmadev *dmadev) { @@ -430,6 +610,8 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, } dpaa_dev->dmadev = dmadev; + dmadev->dev_ops = &dpaa_qdma_ops; + dmadev->device = &dpaa_dev->device; /* Invoke PMD device initialization function */ ret = dpaa_qdma_init(dmadev); diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index cc0d1f114e..f482b16334 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -8,6 +8,12 @@ #define CORE_NUMBER 4 #define RETRIES 5 +#ifndef GENMASK +#define BITS_PER_LONG (__SIZEOF_LONG__ * 8) +#define GENMASK(h, l) \ + (((~0UL) << (l)) & (~0UL >> (BITS_PER_LONG - 1 - (h)))) +#endif + #define FSL_QDMA_DMR 0x0 #define FSL_QDMA_DSR 0x4 #define FSL_QDMA_DEIER 0xe00 From patchwork Thu Sep 9 11:14:59 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 98423 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 733F8A0547; Thu, 9 Sep 2021 13:15:58 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id DB8F24114A; Thu, 9 Sep 2021 13:15:36 +0200 (CEST) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2085.outbound.protection.outlook.com [40.107.21.85]) by mails.dpdk.org (Postfix) with ESMTP id 46E024115B for ; Thu, 9 Sep 2021 13:15:35 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DbLFG6jqSkk4HQk19Y/Wwnba8SmEC5yg1h8Pv1MN1ayQCiKRwi3a6mLbTEAJ/iZUL5NhHtP+GAsPc8n/7TVP4UyBnzbq9xQh4Stk2d5PqCeVwlL5Vh4lGsHXRIYA4zDOnvvzjAbTYMgHglZGQozPuvZkYUKivySlBtU4GLKS0V1appGCm9316tF6cgXqDsGyrt3wauzpnEEUSoUyneuW479BCKQmectoyaFOgcyDnK+PtNMTTSUrp8m7Qp7o/LCJi0XxTOErVXAhNq5/DqUlIT0f7Ijc6L+OBxpB2lG09ITL/vEecU8dAh80TxI7eJbWQI2dzs6cbNa/TeZ43HgTzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=r7gFii+SKVVFUHhRYaF1TAIK0BMrberUQ3+nIos+FQo=; b=bYGzYR/+tAFVM2q1GrRDJE2JS9SdhKo1Mpi7VeXoiYyDZdfNs86xgY3YO6O+omWvGSA0gJEqCDkt7VTygq/oC6jGYtre35S+1Xu8t0cDp1CUSm3QtjpLNcy6el9Lhp6zFYMVRQs6x/Wq7Qfc+RqE0SsZdriGwF0lIhpDvaPENi4jfrmNboCKsuWwEgIl895IvHBaY7oJFF/m3ZR4LYuuIHvYPa2qzP94O+EmWF3a5P34bc43Q6k7xx0KpUp2kmxn8wEeArbshMIxGYIrMYBCi7aOav35kNV++42wEJ9KFQvPuKh5uAEVZbjWt+Y0scGBwCpwB2PtCsYO1taSnV/glA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=r7gFii+SKVVFUHhRYaF1TAIK0BMrberUQ3+nIos+FQo=; b=dXah6pLNTW5Syb5PILCCpDaJQ/OWxZjaWKI/119PuXrW1/Pfbe7jyvXIp8D40O5AWefEmlsvuQj1EJZquzCn3CEWOCv7ZEH91dCzdLNheHA7rmIPBCNFc9Lql/wP2xSmCvE8/oamRj+BR/F42ie5IJ/tqjP27ciuMzfvxhpYjOY= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5935.eurprd04.prod.outlook.com (2603:10a6:803:e9::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.16; Thu, 9 Sep 2021 11:15:34 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7%8]) with mapi id 15.20.4500.015; Thu, 9 Sep 2021 11:15:34 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Thu, 9 Sep 2021 16:44:59 +0530 Message-Id: <20210909111500.3901706-6-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210909111500.3901706-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Thu, 9 Sep 2021 11:15:32 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a8f6cb75-049f-4ad3-25da-08d973832429 X-MS-TrafficTypeDiagnostic: VI1PR04MB5935: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: RB1Kn/nSJmU4W1u/zmqO2/GjgDs4LuLjy7WAVnRRTD91z3dlXm/jfDSZNvYA8xvtXzyTOuFVrFSyIJZ20LdJWzwgn62HLW85LE/yKAEtJfpDbbhYEryP1AzoiV7uSBlVlfC3Bq8UD8/oebzKlG0T0mmquU6hJgqKPq6IJIA3Eh2aKRbEemyepvhwDPHtNY8lgrg/Sm5K/p/+3JDy3Ucjl2UZIOdaBqExSAO3jb9tbnQG/sPDCnT0PWJcGpHZqmrtNmROS7r+ycfiwmb+SzMsC+p6yJlIhLFHvOC85HbRxGq5kJCgt8+5tpvKVTyR5xGBF4UIgNA7aqbQEXnriGg9mlz3E2W+EBHXcNjJQz1HOOqWa/LwL049xRt1v+te5uICB/RCqQ5sEYDbhTd27PCqymT4O5pwn4PPWSY3hI4S7E6jPNPn07uC4QfvLpDVpRD+qN6zKKz+UutEqMaBFFC4pFsFo9gUdvi+2lk6oaXO6DW+ISWKQtTjEKwEqnbNpEx0lAXPZIcb/Tv/OOmR4Mi0jk8t5p3dpVjKiE6O5EVUE1Vw/xLYDs5EVIcTaLPrd9tNmApS+uUjX2nkJIDZ+JxWRyNssHh+aADGNeU8TG3RrEDmkkJQVTdv6QbwATVY3HuDxTQIxwyDehwyR5OgYm3e7XWajn0BZeVbLt0e2/lpB2Wh0s2nZw94a5Vy4Wf0lo6x66id8LHJ/D5sUutdZOay6tKIlZoeClRRMGx15k1nWAE= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(136003)(346002)(366004)(376002)(396003)(6916009)(8936002)(38350700002)(1006002)(6666004)(38100700002)(86362001)(5660300002)(26005)(83380400001)(36756003)(55236004)(1076003)(2906002)(66946007)(186003)(7696005)(4326008)(52116002)(66556008)(316002)(6486002)(8676002)(478600001)(30864003)(66476007)(956004)(2616005)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: j5V+hsxAzlst2FkTZmuyKsF5grGPYZB9+O1WPJdrvRMgj/gyyCA7Eoh6R/Z6q3HiOjOA6pKvJHpfyQnnAQUcvJ7Y6zkV3VzXZBCOzXcGUkyN89wcg3TQEagpXQ3ToQ81aKuS5cwgs/l5etcvU2wzKpAGRTuUGS53MBZTjiWAjvcCJfV5RifzioEtc2XrZoQ4wuaau+jJlQBmhNfL39XUjGKuNqogXyKpCi193f1Mq9+LA4R+ftIpwneyNn+3B9eqYSCgH5OGXIin5U4T/khkfkStHMn5mvza5WaACmAsgqLCRcmrbs1pnNrgLToI0SJEyAgAII945alc+ev9DyXbPYP/HPa5j10sSOgEWaZMtpNWjGIGctXOVmAV0ZxU27pF+MgQZgFYNBCIWQIu83VF+ADp7kknX32/XX4XsuBCt+wDoq9iOBqHTyZ7C9aBCqNnxfeLw94rtfE3wSkDEw9LQUZliIl58+OxpUDfFnnFjcI3mjzhKkTxRLV40Wx5lNl6svHO+ZyUdby+ubqk2Nep74qanCTgInh5+1wPfLUpx1gT9QtkEFoXt6Rf43Uu4aD2yLZFhX0YCO8Xmqn3wE85WKys2P44yre9xBtT6PDkvt3AMRUaSKNfbfobqEJ/vCY4zN/infrNAGAWG5NC9ZGCPI7MvFFVvlhA446p9MMMvPylfphwkd7wkKtiActw0I5DbN+jXhnBl7SW7ZFO4qTwUw3bVKBTBNYgqKv6v1r8boQtLRAxn55PbZLoNQiBF9e6YtneaQGxazyaKXQqnERuNwkojFVbBHzprhn9cEVB5MwS9ZhXNy4LtaiHrxiooMvFQrZ8c1/BvpuFJgrDDpbpFlqxKeuVNiebjLwiJTP/yqSN6wfaXgG2cgGL1thBemx46Ilsw8f19ALlKEJg8Dvt3e6FNtYDOM252i5BCsmdWhGNGOoKx0048bO8qmrQscdqeE/qtqiVtoVjHrZq0MxzvwslCRBOUG/lBdjkJBmz2/8g6eS34cuo4wfRWGR0WJR5/pwv+dFzMg9GwmNOd6ZFXu2LvzVpIfAv5WO4n3YYDtMmGl0Kg92aILFtaDRa5nXeMij+MnOzADbEc+DX/i5IfmUblA/l48R1eNm3WTpKyk9cZSAbNnJnPPiWESkGlNUpjM4zMAv/NcNbj9Gn7gdkcBQlLksiTsYZimdib8aXmW3+sKmEeLJ04hxXT15vMgqtQooqWKV1iCiz1agXR5126yTihZZIyEma49l0wBINqMcQptJQxjedE3sF6WmdjP69va2c9brhtpOhw4f1Cw7azZ8qekLFGwcxWtW2TgyNJdts2gET7jMlE6YHCnk/b4fw X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a8f6cb75-049f-4ad3-25da-08d973832429 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2021 11:15:34.1052 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 8O3DmsVdTVrbnb76n4bC7E/VNBpqAsAa5vve4OBIN2d+xRj5ObONMejZ74Q5eUEM X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5935 Subject: [dpdk-dev] [PATCH 5/6] dma/dpaa: support DMA operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support copy, submit, completed and completed status functionality of DMA driver. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 346 +++++++++++++++++++++++++++++++++++ drivers/dma/dpaa/dpaa_qdma.h | 4 + 2 files changed, 350 insertions(+) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 0297166550..1ce1999165 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -15,11 +15,48 @@ qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr) ccdf->addr_lo = rte_cpu_to_le_32(lower_32_bits(addr)); } +static inline u64 +qdma_ccdf_get_queue(const struct fsl_qdma_format *ccdf) +{ + return ccdf->cfg8b_w1 & 0xff; +} + +static inline int +qdma_ccdf_get_offset(const struct fsl_qdma_format *ccdf) +{ + return (rte_le_to_cpu_32(ccdf->cfg) & QDMA_CCDF_MASK) + >> QDMA_CCDF_OFFSET; +} + +static inline void +qdma_ccdf_set_format(struct fsl_qdma_format *ccdf, int offset) +{ + ccdf->cfg = rte_cpu_to_le_32(QDMA_CCDF_FOTMAT | offset); +} + +static inline int +qdma_ccdf_get_status(const struct fsl_qdma_format *ccdf) +{ + return (rte_le_to_cpu_32(ccdf->status) & QDMA_CCDF_MASK) + >> QDMA_CCDF_STATUS; +} + +static inline void +qdma_ccdf_set_ser(struct fsl_qdma_format *ccdf, int status) +{ + ccdf->status = rte_cpu_to_le_32(QDMA_CCDF_SER | status); +} + static inline void qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len) { csgf->cfg = rte_cpu_to_le_32(len & QDMA_SG_LEN_MASK); } +static inline void qdma_csgf_set_f(struct fsl_qdma_format *csgf, int len) +{ + csgf->cfg = rte_cpu_to_le_32(QDMA_SG_FIN | (len & QDMA_SG_LEN_MASK)); +} + static inline int ilog2(int x) { int log = 0; @@ -43,6 +80,16 @@ static void qdma_writel(u32 val, void *addr) QDMA_OUT(addr, val); } +static u32 qdma_readl_be(void *addr) +{ + return QDMA_IN_BE(addr); +} + +static void qdma_writel_be(u32 val, void *addr) +{ + QDMA_OUT_BE(addr, val); +} + static void *dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) { void *virt_addr; @@ -97,6 +144,31 @@ static void fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) fsl_qdma->desc_allocated--; } +static void fsl_qdma_comp_fill_memcpy(struct fsl_qdma_comp *fsl_comp, + dma_addr_t dst, dma_addr_t src, u32 len) +{ + struct fsl_qdma_format *csgf_src, *csgf_dest; + + /* Note: command table (fsl_comp->virt_addr) is getting filled + * directly in cmd descriptors of queues while enqueuing the descriptor + * please refer fsl_qdma_enqueue_desc + * frame list table (virt_addr) + 1) and source, + * destination descriptor table + * (fsl_comp->desc_virt_addr and fsl_comp->desc_virt_addr+1) move to + * the control path to fsl_qdma_pre_request_enqueue_comp_sd_desc + */ + csgf_src = (struct fsl_qdma_format *)fsl_comp->virt_addr + 2; + csgf_dest = (struct fsl_qdma_format *)fsl_comp->virt_addr + 3; + + /* Status notification is enqueued to status queue. */ + qdma_desc_addr_set64(csgf_src, src); + qdma_csgf_set_len(csgf_src, len); + qdma_desc_addr_set64(csgf_dest, dst); + qdma_csgf_set_len(csgf_dest, len); + /* This entry is the last entry. */ + qdma_csgf_set_f(csgf_dest, len); +} + /* * Pre-request command descriptor and compound S/G for enqueue. */ @@ -153,6 +225,25 @@ static int fsl_qdma_pre_request_enqueue_comp_sd_desc( return 0; } +/* + * Request a command descriptor for enqueue. + */ +static struct fsl_qdma_comp * +fsl_qdma_request_enqueue_desc(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *queue = fsl_chan->queue; + struct fsl_qdma_comp *comp_temp; + + if (!list_empty(&queue->comp_free)) { + comp_temp = list_first_entry(&queue->comp_free, + struct fsl_qdma_comp, + list); + list_del(&comp_temp->list); + return comp_temp; + } + + return NULL; +} static struct fsl_qdma_queue *fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) @@ -287,6 +378,54 @@ static int fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma) return 0; } +static int +fsl_qdma_queue_transfer_complete(struct fsl_qdma_engine *fsl_qdma, + void *block, int id, const uint16_t nb_cpls, + uint16_t *last_idx, + enum rte_dma_status_code *status) +{ + struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; + struct fsl_qdma_queue *fsl_status = fsl_qdma->status[id]; + struct fsl_qdma_queue *temp_queue; + struct fsl_qdma_format *status_addr; + struct fsl_qdma_comp *fsl_comp = NULL; + u32 reg, i; + int count = 0; + + while (count < nb_cpls) { + reg = qdma_readl_be(block + FSL_QDMA_BSQSR); + if (reg & FSL_QDMA_BSQSR_QE_BE) + return count; + + status_addr = fsl_status->virt_head; + + i = qdma_ccdf_get_queue(status_addr) + + id * fsl_qdma->n_queues; + temp_queue = fsl_queue + i; + fsl_comp = list_first_entry(&temp_queue->comp_used, + struct fsl_qdma_comp, + list); + list_del(&fsl_comp->list); + + reg = qdma_readl_be(block + FSL_QDMA_BSQMR); + reg |= FSL_QDMA_BSQMR_DI_BE; + + qdma_desc_addr_set64(status_addr, 0x0); + fsl_status->virt_head++; + if (fsl_status->virt_head == fsl_status->cq + fsl_status->n_cq) + fsl_status->virt_head = fsl_status->cq; + qdma_writel_be(reg, block + FSL_QDMA_BSQMR); + *last_idx = fsl_comp->index; + if (status != NULL) + status[count] = RTE_DMA_STATUS_SUCCESSFUL; + + list_add_tail(&fsl_comp->list, &temp_queue->comp_free); + count++; + + } + return count; +} + static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) { struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; @@ -381,6 +520,65 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) return 0; } +static void * +fsl_qdma_prep_memcpy(void *fsl_chan, dma_addr_t dst, + dma_addr_t src, size_t len, + void *call_back, + void *param) +{ + struct fsl_qdma_comp *fsl_comp; + + fsl_comp = + fsl_qdma_request_enqueue_desc((struct fsl_qdma_chan *)fsl_chan); + if (!fsl_comp) + return NULL; + + fsl_comp->qchan = fsl_chan; + fsl_comp->call_back_func = call_back; + fsl_comp->params = param; + + fsl_qdma_comp_fill_memcpy(fsl_comp, dst, src, len); + return (void *)fsl_comp; +} + +static int fsl_qdma_enqueue_desc(struct fsl_qdma_chan *fsl_chan, + struct fsl_qdma_comp *fsl_comp, + uint64_t flags) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + void *block = fsl_queue->block_base; + struct fsl_qdma_format *ccdf; + u32 reg; + + /* retrieve and store the register value in big endian + * to avoid bits swap + */ + reg = qdma_readl_be(block + + FSL_QDMA_BCQSR(fsl_queue->id)); + if (reg & (FSL_QDMA_BCQSR_QF_XOFF_BE)) + return -1; + + /* filling descriptor command table */ + ccdf = (struct fsl_qdma_format *)fsl_queue->virt_head; + qdma_desc_addr_set64(ccdf, fsl_comp->bus_addr + 16); + qdma_ccdf_set_format(ccdf, qdma_ccdf_get_offset(fsl_comp->virt_addr)); + qdma_ccdf_set_ser(ccdf, qdma_ccdf_get_status(fsl_comp->virt_addr)); + fsl_comp->index = fsl_queue->virt_head - fsl_queue->cq; + fsl_queue->virt_head++; + + if (fsl_queue->virt_head == fsl_queue->cq + fsl_queue->n_cq) + fsl_queue->virt_head = fsl_queue->cq; + + list_add_tail(&fsl_comp->list, &fsl_queue->comp_used); + + if (flags == RTE_DMA_OP_FLAG_SUBMIT) { + reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); + reg |= FSL_QDMA_BCQMR_EI_BE; + qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + } + return 0; +} + static int fsl_qdma_alloc_chan_resources(struct fsl_qdma_chan *fsl_chan) { struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; @@ -490,6 +688,150 @@ dpaa_qdma_queue_setup(struct rte_dmadev *dmadev, return dpaa_get_channel(fsl_qdma, vchan); } +static int +dpaa_qdma_submit(struct rte_dmadev *dmadev, uint16_t vchan) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + void *block = fsl_queue->block_base; + u32 reg; + + reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); + reg |= FSL_QDMA_BCQMR_EI_BE; + qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + + return 0; +} + +static int +dpaa_qdma_enqueue(struct rte_dmadev *dmadev, uint16_t vchan, + rte_iova_t src, rte_iova_t dst, + uint32_t length, uint64_t flags) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + int ret; + + void *fsl_comp = NULL; + + fsl_comp = fsl_qdma_prep_memcpy(fsl_chan, + (dma_addr_t)dst, (dma_addr_t)src, + length, NULL, NULL); + if (!fsl_comp) { + DPAA_QDMA_DP_DEBUG("fsl_comp is NULL\n"); + return -1; + } + ret = fsl_qdma_enqueue_desc(fsl_chan, fsl_comp, flags); + if (ret) + return -1; + + return 0; +} + +static uint16_t +dpaa_qdma_dequeue_status(struct rte_dmadev *dmadev, uint16_t vchan, + const uint16_t nb_cpls, uint16_t *last_idx, + enum rte_dma_status_code *st) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + int id = (int)((fsl_qdma->vchan_map[vchan]) / QDMA_QUEUES); + void *block; + unsigned int reg; + int intr; + void *status = fsl_qdma->status_base; + + intr = qdma_readl_be(status + FSL_QDMA_DEDR); + if (intr) { + DPAA_QDMA_ERR("DMA transaction error! %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW0R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW0R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW1R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW1R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW2R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW2R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW3R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW3R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFQIDR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFQIDR %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECBR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECBR %x\n", intr); + qdma_writel(0xffffffff, + status + FSL_QDMA_DEDR); + intr = qdma_readl(status + FSL_QDMA_DEDR); + } + + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id); + + intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, + last_idx, st); + if (intr < 0) { + void *ctrl = fsl_qdma->ctrl_base; + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + qdma_writel(0, block + FSL_QDMA_BCQIER(0)); + DPAA_QDMA_ERR("QDMA: status err!\n"); + } + + return intr; +} + + +static uint16_t +dpaa_qdma_dequeue(struct rte_dmadev *dmadev, + uint16_t vchan, const uint16_t nb_cpls, + uint16_t *last_idx, __rte_unused bool *has_error) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->dev_private; + int id = (int)((fsl_qdma->vchan_map[vchan]) / QDMA_QUEUES); + void *block; + unsigned int reg; + int intr; + void *status = fsl_qdma->status_base; + + intr = qdma_readl_be(status + FSL_QDMA_DEDR); + if (intr) { + DPAA_QDMA_ERR("DMA transaction error! %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW0R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW0R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW1R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW1R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW2R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW2R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW3R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW3R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFQIDR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFQIDR %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECBR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECBR %x\n", intr); + qdma_writel(0xffffffff, + status + FSL_QDMA_DEDR); + intr = qdma_readl(status + FSL_QDMA_DEDR); + } + + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id); + + intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, + last_idx, NULL); + if (intr < 0) { + void *ctrl = fsl_qdma->ctrl_base; + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + qdma_writel(0, block + FSL_QDMA_BCQIER(0)); + DPAA_QDMA_ERR("QDMA: status err!\n"); + } + + return intr; +} + static struct rte_dmadev_ops dpaa_qdma_ops = { .dev_info_get = dpaa_info_get, .dev_configure = dpaa_qdma_configure, @@ -612,6 +954,10 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, dpaa_dev->dmadev = dmadev; dmadev->dev_ops = &dpaa_qdma_ops; dmadev->device = &dpaa_dev->device; + dmadev->copy = dpaa_qdma_enqueue; + dmadev->submit = dpaa_qdma_submit; + dmadev->completed = dpaa_qdma_dequeue; + dmadev->completed_status = dpaa_qdma_dequeue_status; /* Invoke PMD device initialization function */ ret = dpaa_qdma_init(dmadev); diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index f482b16334..ef3c37e3a8 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -5,6 +5,10 @@ #ifndef _DPAA_QDMA_H_ #define _DPAA_QDMA_H_ +#ifndef BIT +#define BIT(nr) (1UL << (nr)) +#endif + #define CORE_NUMBER 4 #define RETRIES 5 From patchwork Thu Sep 9 11:15:00 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 98424 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 9F7F6A0547; Thu, 9 Sep 2021 13:16:06 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7262941166; Thu, 9 Sep 2021 13:15:39 +0200 (CEST) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2076.outbound.protection.outlook.com [40.107.21.76]) by mails.dpdk.org (Postfix) with ESMTP id 3FB234115E for ; Thu, 9 Sep 2021 13:15:37 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=fXIXA3tJJtjY6lO0ADwk88jkJkkZSRCESci+LSjJFDupkDaV0u3yc5x6xTh4WDLhK07721QLY/Cu/aRcjMb/HBYlsCxUXnCE3ImgiQnvK95/EeJ2EKn2q+zqykB3/wI9XiluNyPNC9o0kD4HXkKvVEEEZpg4GsExZgpVJx7CT/1vMuUoUsf2+Bj2WcOWXB0D8R3rUlJxtZLHkrohMNqbjGg1RwRBgkCE/EYOqPzb/qWpFNHSqoThvwg3J8QkyahyvRybJOz70bg9fo368RMP71/agbmWfzsY9ji1/uyNf3IaGmtAqKAYLezHryMOxjl58ORmT32SpjapFH7O53gUJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=U9R3q1gF8akbXd2ofNqGD8JMypFncEuqbd57vWX3kNE=; b=dljOm0UAMdVDaYHHBxOo/UNuI2fq7zHpd6Axr6f9EJ3UjGjPakN963D2EFY+6wHkfOGDOwzQtJCggV8eyCum4n2vp92B7eMSHyFK0pQxZIjVdxPHbVuErWvTXGT3JVNcuZOKiaW2UzmMcWns7W7ImZL0x/pCbyRgG+tOdzGEIO446fFzIpmKqqs1fDYY5GAYsyAyIWCYdFTmsPOgtqve7EeCYUt4XuI0G2Id5MSDfO/QsQwb/NKcTqpFY003/eMEgJGZfyjfUmDAY5wKHAEvm8zTVtWUiSbXefnMMwYmcsENQ6MG8XfP+GFUDs2EmZm5KcAgaXb0egNE7shJ8zv4Fg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=U9R3q1gF8akbXd2ofNqGD8JMypFncEuqbd57vWX3kNE=; b=k/zIAXIJxnUNGS9JSybR2UznQuqf47yGgQ/bPFC8cDN6IXohYOJxQvkVhyICl1UsDyZ3r5IZFMmXvxFwdL+9Q1LnB4LSB24FXwuDFhC7KbWoHKXttUSX7dGBBven/toYu0j2koHnAlv5q8E8r4nLfshC7zrZRJpZNcuvspVY7IE= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5935.eurprd04.prod.outlook.com (2603:10a6:803:e9::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.16; Thu, 9 Sep 2021 11:15:36 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::d496:fcce:f667:7aa7%8]) with mapi id 15.20.4500.015; Thu, 9 Sep 2021 11:15:36 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Thu, 9 Sep 2021 16:45:00 +0530 Message-Id: <20210909111500.3901706-7-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210909111500.3901706-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR06CA0149.apcprd06.prod.outlook.com (2603:1096:1:1f::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4500.14 via Frontend Transport; Thu, 9 Sep 2021 11:15:34 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 0f24a561-1be2-462d-b7ae-08d973832592 X-MS-TrafficTypeDiagnostic: VI1PR04MB5935: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:9508; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ZE2JR8YizF/Vu0ugFk+ble4BKn+wSeWubF5Zx6b/GyRz0avhzOC5E+xL1ObfD6JfBppdg44dx2HenBsvdSa+ZUHmCQ5xXyeO45SHxhti51dHTnZA7sGTMuwaLg4a9p/OUNgx+0bhv8yYakoeCeLNQ0TLSm+RjsSpWSSz4C0iWk4vJQxP72SWWsVx509fPve88ccbOM/TaBQHa3VcOgoRww2hXy3FwsKub9UmXqFD1RuzsS8QTVcGcVkNv4NeU9dU76aHNsnAmt9liZvaXsab1GM1QAZh564+Br1zWL5UEd58Qkg4fNFmbMqeEB4F4SN9OM5kY6tsI2I6iOWe26vfE8w3GtDoro/VxFUacb7eJT2Q+kpHGlvm+6t4l5bRqurb0VaY0RVR47wEUyIxA2r/ptzBaq2SC586QFC5AKIBVPf/JxEEKVH2C2pVZnFkmAEnfqlZeFd4V9ttt3mVvgiY8J0VHPO2ZgCizClC2nduHrqr0ptaAyhkyoi/+sGmEcix2JJ4BKZozHDNLgvSavfnVot/r1NuZNFJ/eT5TRvnipRuzTnxcMDOO9SydaWgyr1wSzZ2XGYnTkWyRX3B62ueSrEjNzsbnsKqavPsklx/EKBIkOCR9XbbtBl7nhC0uNY/nhlfE+gxz2hJnEBkYKY0bIFjUthFQOy02q69MqvJtmzGh2AwuF1xY8F0oVi33vlqcI35QyrUQNKHVKy6XIM+VEkYViqFqUSZAoUTA6dFR0jqhCbc9XIT9C6WoS5gOcSJgYvcshEbPRvYJCRrZwwStR4KiT79BbyiLZZII6HHB7d8Wqa17i5BehPlV2hqeZxp X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(136003)(346002)(366004)(376002)(396003)(6916009)(8936002)(38350700002)(1006002)(6666004)(38100700002)(86362001)(5660300002)(26005)(83380400001)(36756003)(55236004)(1076003)(2906002)(66946007)(186003)(7696005)(4326008)(52116002)(66556008)(316002)(6486002)(8676002)(478600001)(66476007)(956004)(2616005)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 8Pnwuf+BuFcVG/xr8wVepqN9OPFS178ESPczqhIBbm4/VxPb8nLyLXUKgHVDCQQJZxHXxbDOqMpoCSyMtXGWwTvWLGgHuz7Pf6kq3+GDe6MdxKHVClaFjuJCrCKzKLIGNP46Qa7rgpD6AI89iy7gYO92mPlInm8qtHRpERgHzaLbMviSiaHYXeABsNd9YZXhovA7LTk8pcetutdB2JjOvv3T4ztZJaiIFBCQWcANo8BX1d+yDnCv/B4x06uKMtHipumWIzoOhMv06vfbF8jlWbSKdH9+XWthM0DTV3x3KaLGpZxcgrECk+RtufF5pzNZquJXVVcmp4Rz4IWFO3Yw8uKgpHRVNx6V8gInHxHAh3WbFF0YlrDO/rq22x1JhyKn7mQuz1PA1kt42XRW0jru1y3DPDgC36bA/4zITvB61srdS86UPxqbLsLU2m6283PG6Rfpmn0MB9cuqzG1dzFph9DVb+DhZ99DZPqR88ptmDvtZEp04rLYcDTuJefd8kd9UNQaSdh9vicZcFvT4HLxbnRIVJbE5/VSBvO4f9TM3lD//gAhGFYNeFc2ov3NBT3uqXScNaQfdATblmcnpykldnruoCxdvi1UWH3gHpuxbzXWaZFBOTcYCNc62E8uJOihhh4V3QpQ2Sn2b4xuKZewaeO4bHZq3eAeptd/URqT7RadJ6jKyP4u2Ow7ugxVTvQQdwPQWMi4WBW2AoZCfdm+Bwk02lNhppaseJjNiVwpRI6dBO5rV4c4BNMV7RA0XgLjJcnnyT0fQw3DToVcstIiuxD6F/0UKYnqxOWiTii9cp6gYPAfe7H4ZGyIRda1FSVThQFdUucmPlCDKey/+Ks+9XentEPUgozbjYdALdCE3/cUE8jqzqUMFQ43DfvTpUm77fhJ/vjHn5ezCVOvo41veyF+ZcQ1gaOM1fkYVFSfICqEAsdNVybUPLNPBh6d8fn9JmVKKWF1zrp7Ao5uTAeXBsx9HQJKZHyRz9KUMHbr6cf4QCp1u7POmhhCM1ozo78qgnEv40nt8F9eeRwpeAzS8lKZwXKtqBr9PJodNTHFxBSFCCheEcm9lDHlFInJGRCwKKn0oqW2IjnLVWVO7QG/3HEfX0mGl3nqvfUKfWdTcOoAOcO7xyESnkT7Fumn1vaDEarxiuhwhQfH4SViW0cWqd0douoXkQN6vDa5yFrniWzFwuqS+38+snvVk6vReqVoEB7A/R2dvHMuJEY/6ImNgZSnayEiK7Q0/ddema3pitY55as+A1oy0qgE00SB4qbiOxWvIAqxj84++NtO6uhPnZr5bx3I6NX1gqaXAtNqHJ1RXeR9rtaEI7PSsjMqEjJ9 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0f24a561-1be2-462d-b7ae-08d973832592 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2021 11:15:36.2209 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: x58GURKTF6FkUPAiQ+Bfi+xpXyor6KAiUPGcC9vC1qmiVsQj7ZjzACCSSxzPuww7 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5935 Subject: [dpdk-dev] [PATCH 6/6] doc: add user guide of DPAA DMA driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch adds DPAA DMA user guide. Signed-off-by: Gagandeep Singh --- MAINTAINERS | 1 + doc/guides/dmadevs/dpaa.rst | 60 +++++++++++++++++++++++++++++++++++++ 2 files changed, 61 insertions(+) create mode 100644 doc/guides/dmadevs/dpaa.rst diff --git a/MAINTAINERS b/MAINTAINERS index e3113b2e7e..0a131ede7c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1349,6 +1349,7 @@ NXP DPAA DMA M: Gagandeep Singh M: Nipun Gupta F: drivers/dma/dpaa/ +F: doc/guides/dmadevs/dpaa.rst Packet processing diff --git a/doc/guides/dmadevs/dpaa.rst b/doc/guides/dmadevs/dpaa.rst new file mode 100644 index 0000000000..ed9628ed79 --- /dev/null +++ b/doc/guides/dmadevs/dpaa.rst @@ -0,0 +1,60 @@ +.. SPDX-License-Identifier: BSD-3-Clause + Copyright 2021 NXP + +NXP DPAA DMA Driver +===================== + +The DPAA DMA is an implementation of the dmadev APIs, that provide means +to initiate a DMA transaction from CPU. The initiated DMA is performed +without CPU being involved in the actual DMA transaction. This is achieved +via using the QDMA controller of DPAA SoC. + +The QDMA controller transfers blocks of data between one source and one +destination. The blocks of data transferred can be represented in memory +as contiguous or noncontiguous using scatter/gather table(s). + +More information can be found at `NXP Official Website +`_. + +Features +-------- + +The DPAA DMA implements following features in the dmadev API: + +- Supports 1 virtual channel. +- Supports all 4 DMA transfers: MEM_TO_MEM, MEM_TO_DEV, + DEV_TO_MEM, DEV_TO_DEV. +- Supports DMA silent mode. +- Supports issuing DMA of data within memory without hogging CPU while + performing DMA operation. + +Supported DPAA SoCs +-------------------- + +- LS1046A +- LS1043A + +Prerequisites +------------- + +See :doc:`../platform/dpaa` for setup information + +- Follow the DPDK :ref:`Getting Started Guide for Linux ` to setup the basic DPDK environment. + +.. note:: + + Some part of dpaa bus code (qbman and fman - library) routines are + dual licensed (BSD & GPLv2), however they are used as BSD in DPDK in userspace. + +Initialization +-------------- + +On EAL initialization, DPAA DMA devices will be detected on DPAA bus and +will be probed and populated into their device list. + + +Platform Requirement +~~~~~~~~~~~~~~~~~~~~ + +DPAA DMA driver for DPDK can only work on NXP SoCs as listed in the +``Supported DPAA SoCs``.