From patchwork Mon Oct 7 19:34:26 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Serhii Iliushyk X-Patchwork-Id: 145365 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id DE35045AD9; Mon, 7 Oct 2024 21:42:14 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 27A3942D99; Mon, 7 Oct 2024 21:36:23 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 48F7040E6E for ; Mon, 7 Oct 2024 21:35:53 +0200 (CEST) Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05lp2104.outbound.protection.outlook.com [104.47.17.104]) by mx-outbound9-155.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 07 Oct 2024 19:35:52 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=zTXBDnbpwlkF9kRh8CIGDFWlLqJHCGDb4XCgI5KY87wVxiowxKF7gjYbHSdPYdqZFVJPCCa0FgqgNnd2TrprfcgqIQbK2gWnH5nYAsGxI6zix/zN13/0Hry6j+RYIhtTasukWgmongYCn6LZAHzeBoQ/w5SH++fk3AC9eZZOC2is4GTyUSToNTyrwd9X/6GgGmr9JvgW1ijXebA3i2nbPIQB77NuQAVLgAgq9eS9kzmQjrdXQgFOw/VUwAoaLKh6WfEUdLQRnX+nXHINT1EBRGotSdQV/TR3mSU//4jcdH/Ni/KGhr5VDSHnInUVQM3TWv36A2CoEVrTIYY+FwyB2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=J21VK80wrekwxbzV6QW3M/0YgEoSJdQqiUeakwMY6cw=; b=aV3rCllIsQOkQZJNShrjEZxv/M/cgVGEaqFhMwBX3miIZ49jJU7Ib4Wo32WGY/beAdExIahA7W/gteb6tIRq3aMB5ZlSj88bkpf/BMehiaDZILV8Zz9zU6OHbWLB5SCIwd/bxjEDL8rRcXUHe1gW0nBAx0ZhPtwCXjrg6HAFgk/ejUINeIWtE3XfzjR8lfPBSUvhtsozZTmsUy7Ju/kq8a9o1YSwx3QgjSJ6eOSkVLwmdzp/OXGU7fuqcEvZB7DhP1yehxfRXfUS/Sp3dS0N1jn4b1x+RB9k2krHPfDD7w0XO+SEQXOOQfewdZhnkaqaek6TtBFgVkP6y6wIOL9qdg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=J21VK80wrekwxbzV6QW3M/0YgEoSJdQqiUeakwMY6cw=; b=b9zBHlrFYY8V43Dab1hIbHLtI/8JKGbGdElF6I4DQBe/iyj2BIbgDLhVePH2nmxpw2ZN2ASVXI+NuskmC4w2h+6scwCl7KSj1CWupxxi8rqqN4jd/2PwzHjymcJepJqRePaaLh/XS/ti4xmGN7Qc93HDkioahxoR2hMerklIgpU= Received: from DB9PR05CA0024.eurprd05.prod.outlook.com (2603:10a6:10:1da::29) by DBAP190MB1014.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:1ac::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.22; Mon, 7 Oct 2024 19:35:44 +0000 Received: from DB1PEPF000509EC.eurprd03.prod.outlook.com (2603:10a6:10:1da:cafe::6) by DB9PR05CA0024.outlook.office365.com (2603:10a6:10:1da::29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.34 via Frontend Transport; Mon, 7 Oct 2024 19:35:44 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DB1PEPF000509EC.mail.protection.outlook.com (10.167.242.70) with Microsoft SMTP Server id 15.20.8048.13 via Frontend Transport; Mon, 7 Oct 2024 19:35:43 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Danylo Vodopianov Subject: [PATCH v2 50/50] net/ntnic: add functions for retrieving and managing packets Date: Mon, 7 Oct 2024 21:34:26 +0200 Message-ID: <20241007193436.675785-51-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241007193436.675785-1-sil-plv@napatech.com> References: <20241006203728.330792-2-sil-plv@napatech.com> <20241007193436.675785-1-sil-plv@napatech.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF000509EC:EE_|DBAP190MB1014:EE_ X-MS-Office365-Filtering-Correlation-Id: 89372094-a73e-4280-ef7e-08dce7073c3e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: =?utf-8?q?FiO0nVTnLULrPaMPrTMwdnieUz5X7Zt?= =?utf-8?q?K+JJ0bf3e0hHSo/ZFq7HLgKlGrUoNcuw1IeUnKgDeI1ztaLx6GV+ZaVAySIHxwbS1?= =?utf-8?q?TOZdDZefGgoVa8AZTqv24R85X+0rU79h1m3I7YRPuFWHhFCsaQO5Bf+VpfG+byTBj?= =?utf-8?q?J8TdcC1agMMKBvoXFikFztgwT/9ED3NJAcw7MVzOta/XcFPFRFByyeXtA+HVNxDkh?= =?utf-8?q?RLplvZy19Lo5bLq7+zLKXr3mFtF8vRGV26/XvEZovDBJGdFFu6+PfvPwrNB+XTHS9?= =?utf-8?q?lbv4EVHX6OqkuZ2Bp1ZGEnfCbcasbb43Q3ZJ6RQzeYy/roXGdgxu8eczKt7ch6Uc6?= =?utf-8?q?D4glGiDb+qiiELNq1oihfEEFpkeSmfQpPrXGc5qC89RQtjp4bvdjpi91x9J30iQxd?= =?utf-8?q?/snqsNfkLD771ZUsawcBL7Pvn/DN6qtLlyWK+j/FzDr/ctZ4GYUOkzQHi0z7UBVVM?= =?utf-8?q?sxB41ClnKYzWIEJkwplZvqPvWpbof2642sk8FXYPG/AHYLmNXBt2L39DFiAN9iXOh?= =?utf-8?q?zwWU1rf9DJIK5fUVgnB8V5PphXetsq6HiEZcVMYzhwYk6xrRmPEtI/7Gm7JgShwOh?= =?utf-8?q?T5fR3Z/m07gIHOXDmD+gN1AhQqTPNiSYgcdOfERyNrb2qmY0RORJRr9PVnq94luck?= =?utf-8?q?OVs2BA2IBe+RP5dweqaASOnnhCpKUisJ0/j+ZBze5FYoq/Ic4QppGb6VXXN6ualTm?= =?utf-8?q?V+b69bo4C/hWaDNmOC4b1iA5xUP5ZaTvkM4+RjuqK6lmZQpDJSG9JOl2/j0iAnaKb?= =?utf-8?q?LN+5iCeXpabICiaezfUU8hgd/JiwioEw+phBehJhzhtFiJmqd96stH1cMxgzT9Iwb?= =?utf-8?q?WjRbqtXraC5SArtgol90122adEBwHddSicfgNokLTLPR1sRDwtrR2wEHUC9JcGeBN?= =?utf-8?q?Y/CajodBA6TvVEAkhSVtqN1WQayINKi5VheaPHJpXxlcXWH8P0877XH/+MuvgVCRv?= =?utf-8?q?VC728933M/2r5QHrSdgQ9uSekozAEutgYetE+c1tbyq25CLfAgvFTNdFTWnD87tic?= =?utf-8?q?gVVlaIT+oj3kCfu/itBGgaPtUtNTJ3oYSZ6DctgjEtPnfbwjkr1W8MAmm08vDFIn2?= =?utf-8?q?476ZLaKMktbyyZDNA1LwvHR9ITK5MyhDuoXXdX8V6oPZEE93xm9UhqfR7fUtEyy0f?= =?utf-8?q?2ElbEZ0r3tlfblSm7xUXWwesLbT/X6Xx8fjEb5Aau3L8LOYXeOxPVCk/wc5N4rxpP?= =?utf-8?q?IH9xoWBvpl6O6MVT0h6J9OpiHw0sy7zf9WrjIOewTMzcxwXuEs30LalaSQTM0qF2V?= =?utf-8?q?bQrX6SgVybmlmSNIL0jqz2v7b/7TsG+oUvplaD2MuaUb0ubDg9tGr6bxYsp2i/zKr?= =?utf-8?q?QS/azv/7qTu+?= X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: wlgo/Z4SyRz3CSKJq69u7NSb6fCcQTM9LXg02ehnXIvI5ChnlS0rrmTXtjibbdqnFGmek7zdjPK3RC5oyu5rOMBRDWOzgvgTDEbSdsG2zUmnD/OktxYFeDHBGbVa6Gd0Fu9gQAMzUi5e48dmTfk4i6tAGtDNHs+F1vULIxkYeuiFCz5jHisMOen+iTNcLwf6wdgfMcGCbsLpR0vBuOMJ9PW4gaOF01IuDP10cOPcACMdBfr/x5PX+IjOq2sKgez/8JGpFULthe0hmYT+WJCsUctxaTXH9TLElN2SDL+jsIAb+GJLohaLjoIOxW+R+h968PcMOKnFMcYof5arzIjy5w5MVC9gggUXVQbF3/MDJeA8JPUg1Ta3KJZE0EyqmwRjjyParw9lybIhy4qldtyRPatwil23+ApM5mnj4Uzgz5+sT3HE0481gF9aFZcoID/hccKcwBMdfUsK84j1cldClbbHpQkEbPgMOwyJyUDk251sG22lvfOhtjqfzd7I2pQFHbgA5me5qvnX9RlE8qBN3ajdCXo2hofrFWB5hi8sZtTmwB8p54JflUcagmG98KPnaa3H7ViHvgMlF94Ryx6qIdGIZTrKya2aQ8tixuKoKiDOV7G7vLxcjGImlBt3PFc14SvxhalAl7fGKLIclNCALw== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Oct 2024 19:35:43.8500 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 89372094-a73e-4280-ef7e-08dce7073c3e X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF000509EC.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBAP190MB1014 X-BESS-ID: 1728329740-302459-3374-3625-4 X-BESS-VER: 2019.1_20241004.2057 X-BESS-Apparent-Source-IP: 104.47.17.104 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpam5mZAVgZQ0MDINDUl1TTNON Hc3CTNOM3Q0NjI0izVwtjC1MLSxNBIqTYWAF+AbfhBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259566 [from cloudscan12-161.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Danylo Vodopianov Implemented functionality for retrieving received packets from virtual queues, supporting both SPLIT_RING and PACKED_RING types. Updated sg_ops structure to include the new packet retrieval functions. Signed-off-by: Danylo Vodopianov --- v2 * fix issue(Title underline too short) for RST file * Update release notes --- doc/guides/nics/ntnic.rst | 44 ++++ doc/guides/rel_notes/release_24_11.rst | 1 + drivers/net/ntnic/dbsconfig/ntnic_dbsconfig.c | 216 ++++++++++++++++++ 3 files changed, 261 insertions(+) diff --git a/doc/guides/nics/ntnic.rst b/doc/guides/nics/ntnic.rst index 7ac92c891c..3674e963e9 100644 --- a/doc/guides/nics/ntnic.rst +++ b/doc/guides/nics/ntnic.rst @@ -51,6 +51,50 @@ and they are also supported. If vfio-pci is not required, kernel version 4.18 is supported. +Configuration +------------- + +Command line arguments +~~~~~~~~~~~~~~~~~~~~~~ + +Following standard DPDK command line arguments are used by the PMD: + + -a: Used to specifically define the NT adapter by PCI ID. + --iova-mode: Must be set to ‘pa’ for Physical Address mode. + +NTNIC specific arguments can be passed to the PMD in the PCI device parameter list:: + + ... -a 0000:03:00.0[{,}] + +The NTNIC specific argument format is:: + + .=[:] + +Multiple arguments for the same device are separated by ‘,’ comma. + can be a single value or a range. + + +- ``rxqs`` parameter [int] + + Specify number of RX queues to use. + + To specify number of RX queues:: + + -a ::00.0,rxqs=4,txqs=4 + + By default, the value is set to 1. + +- ``txqs`` parameter [int] + + Specify number of TX queues to use. + + To specify number of TX queues:: + + -a ::00.0,rxqs=4,txqs=4 + + By default, the value is set to 1. + + Logging and Debugging --------------------- diff --git a/doc/guides/rel_notes/release_24_11.rst b/doc/guides/rel_notes/release_24_11.rst index 705a62f226..0882b3e4a8 100644 --- a/doc/guides/rel_notes/release_24_11.rst +++ b/doc/guides/rel_notes/release_24_11.rst @@ -107,6 +107,7 @@ New Features * Added NT flow filter init API * Added NT flow backend initialization API * Added initialization of FPGA modules related to flow HW offload + * Added basic handling of the virtual queues Removed Items ------------- diff --git a/drivers/net/ntnic/dbsconfig/ntnic_dbsconfig.c b/drivers/net/ntnic/dbsconfig/ntnic_dbsconfig.c index 6d7862791d..a5051891e8 100644 --- a/drivers/net/ntnic/dbsconfig/ntnic_dbsconfig.c +++ b/drivers/net/ntnic/dbsconfig/ntnic_dbsconfig.c @@ -58,6 +58,15 @@ } \ } while (0) +#define inc_used(vq, num) do { \ + struct nthw_virt_queue *temp_vq = (vq); \ + temp_vq->next_used += (num); \ + if (temp_vq->next_used >= temp_vq->queue_size) { \ + temp_vq->next_used -= temp_vq->queue_size; \ + temp_vq->used_wrap_count ^= 1; \ + } \ +} while (0) + struct __rte_aligned(8) virtq_avail { uint16_t flags; uint16_t idx; @@ -107,6 +116,10 @@ struct nthw_virt_queue { struct pvirtq_event_suppress *driver_event; struct pvirtq_event_suppress *device_event; struct pvirtq_desc *desc; + struct { + uint16_t next; + uint16_t num; + } outs; /* * when in-order release used Tx packets from FPGA it may collapse * into a batch. When getting new Tx buffers we may only need @@ -1097,6 +1110,107 @@ nthw_setup_mngd_tx_virt_queue(nthw_dbs_t *p_nthw_dbs, return NULL; } +static uint16_t nthw_get_rx_packets(struct nthw_virt_queue *rxvq, + uint16_t n, + struct nthw_received_packets *rp, + uint16_t *nb_pkts) +{ + uint16_t segs = 0; + uint16_t pkts = 0; + + if (rxvq->vq_type == SPLIT_RING) { + uint16_t i; + uint16_t entries_ready = (uint16_t)(rxvq->cached_idx - rxvq->used_idx); + + if (entries_ready < n) { + /* Look for more packets */ + rxvq->cached_idx = rxvq->p_used->idx; + entries_ready = (uint16_t)(rxvq->cached_idx - rxvq->used_idx); + + if (entries_ready == 0) { + *nb_pkts = 0; + return 0; + } + + if (n > entries_ready) + n = entries_ready; + } + + /* + * Give packets - make sure all packets are whole packets. + * Valid because queue_size is always 2^n + */ + const uint16_t queue_mask = (uint16_t)(rxvq->queue_size - 1); + const uint32_t buf_len = rxvq->p_desc[0].len; + + uint16_t used = rxvq->used_idx; + + for (i = 0; i < n; ++i) { + uint32_t id = rxvq->p_used->ring[used & queue_mask].id; + rp[i].addr = rxvq->p_virtual_addr[id].virt_addr; + rp[i].len = rxvq->p_used->ring[used & queue_mask].len; + + uint32_t pkt_len = ((struct _pkt_hdr_rx *)rp[i].addr)->cap_len; + + if (pkt_len > buf_len) { + /* segmented */ + int nbsegs = (pkt_len + buf_len - 1) / buf_len; + + if (((int)i + nbsegs) > n) { + /* don't have enough segments - break out */ + break; + } + + int ii; + + for (ii = 1; ii < nbsegs; ii++) { + ++i; + id = rxvq->p_used->ring[(used + ii) & queue_mask].id; + rp[i].addr = rxvq->p_virtual_addr[id].virt_addr; + rp[i].len = + rxvq->p_used->ring[(used + ii) & queue_mask].len; + } + + used += nbsegs; + + } else { + ++used; + } + + pkts++; + segs = i + 1; + } + + rxvq->used_idx = used; + + } else if (rxvq->vq_type == PACKED_RING) { + /* This requires in-order behavior from FPGA */ + int i; + + for (i = 0; i < n; i++) { + struct pvirtq_desc *desc = &rxvq->desc[rxvq->next_used]; + + uint16_t flags = desc->flags; + uint8_t avail = !!(flags & VIRTQ_DESC_F_AVAIL); + uint8_t used = !!(flags & VIRTQ_DESC_F_USED); + + if (avail != rxvq->used_wrap_count || used != rxvq->used_wrap_count) + break; + + rp[pkts].addr = rxvq->p_virtual_addr[desc->id].virt_addr; + rp[pkts].len = desc->len; + pkts++; + + inc_used(rxvq, 1); + } + + segs = pkts; + } + + *nb_pkts = pkts; + return segs; +} + /* * Put buffers back into Avail Ring */ @@ -1139,6 +1253,106 @@ static void nthw_release_rx_packets(struct nthw_virt_queue *rxvq, uint16_t n) } } +static uint16_t nthw_get_tx_packets(struct nthw_virt_queue *txvq, + uint16_t n, + uint16_t *first_idx, + struct nthw_cvirtq_desc *cvq, + struct nthw_memory_descriptor **p_virt_addr) +{ + int m = 0; + uint16_t queue_mask = + (uint16_t)(txvq->queue_size - 1); /* Valid because queue_size is always 2^n */ + *p_virt_addr = txvq->p_virtual_addr; + + if (txvq->vq_type == SPLIT_RING) { + cvq->s = txvq->p_desc; + cvq->vq_type = SPLIT_RING; + + *first_idx = txvq->tx_descr_avail_idx; + + uint16_t entries_used = + (uint16_t)((txvq->tx_descr_avail_idx - txvq->cached_idx) & queue_mask); + uint16_t entries_ready = (uint16_t)(txvq->queue_size - 1 - entries_used); + + vq_log_arg(txvq, + "ask %i: descrAvail %i, cachedidx %i, used: %i, ready %i used->idx %i\n", + n, txvq->tx_descr_avail_idx, txvq->cached_idx, entries_used, entries_ready, + txvq->p_used->idx); + + if (entries_ready < n) { + /* + * Look for more packets. + * Using the used_idx in the avail ring since they are held synchronous + * because of in-order + */ + txvq->cached_idx = + txvq->p_avail->ring[(txvq->p_used->idx - 1) & queue_mask]; + + vq_log_arg(txvq, "Update: get cachedidx %i (used_idx-1 %i)\n", + txvq->cached_idx, (txvq->p_used->idx - 1) & queue_mask); + entries_used = + (uint16_t)((txvq->tx_descr_avail_idx - txvq->cached_idx) + & queue_mask); + entries_ready = (uint16_t)(txvq->queue_size - 1 - entries_used); + vq_log_arg(txvq, "new used: %i, ready %i\n", entries_used, entries_ready); + + if (n > entries_ready) + n = entries_ready; + } + + } else if (txvq->vq_type == PACKED_RING) { + int i; + + cvq->p = txvq->desc; + cvq->vq_type = PACKED_RING; + + if (txvq->outs.num) { + *first_idx = txvq->outs.next; + uint16_t num = min(n, txvq->outs.num); + txvq->outs.next = (txvq->outs.next + num) & queue_mask; + txvq->outs.num -= num; + + if (n == num) + return n; + + m = num; + n -= num; + + } else { + *first_idx = txvq->next_used; + } + + /* iterate the ring - this requires in-order behavior from FPGA */ + for (i = 0; i < n; i++) { + struct pvirtq_desc *desc = &txvq->desc[txvq->next_used]; + + uint16_t flags = desc->flags; + uint8_t avail = !!(flags & VIRTQ_DESC_F_AVAIL); + uint8_t used = !!(flags & VIRTQ_DESC_F_USED); + + if (avail != txvq->used_wrap_count || used != txvq->used_wrap_count) { + n = i; + break; + } + + uint16_t incr = (desc->id - txvq->next_used) & queue_mask; + i += incr; + inc_used(txvq, incr + 1); + } + + if (i > n) { + int outs_num = i - n; + txvq->outs.next = (txvq->next_used - outs_num) & queue_mask; + txvq->outs.num = outs_num; + } + + } else { + return 0; + } + + return m + n; +} + static void nthw_release_tx_packets(struct nthw_virt_queue *txvq, uint16_t n, uint16_t n_segs[]) { int i; @@ -1200,7 +1414,9 @@ static struct sg_ops_s sg_ops = { .nthw_release_mngd_rx_virt_queue = nthw_release_mngd_rx_virt_queue, .nthw_setup_mngd_tx_virt_queue = nthw_setup_mngd_tx_virt_queue, .nthw_release_mngd_tx_virt_queue = nthw_release_mngd_tx_virt_queue, + .nthw_get_rx_packets = nthw_get_rx_packets, .nthw_release_rx_packets = nthw_release_rx_packets, + .nthw_get_tx_packets = nthw_get_tx_packets, .nthw_release_tx_packets = nthw_release_tx_packets, .nthw_virt_queue_init = nthw_virt_queue_init };