From patchwork Mon Oct 7 19:34:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Serhii Iliushyk X-Patchwork-Id: 145350 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 54AE345AD9; Mon, 7 Oct 2024 21:40:09 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 0E38940E28; Mon, 7 Oct 2024 21:36:02 +0200 (CEST) Received: from egress-ip11b.ess.de.barracuda.com (egress-ip11b.ess.de.barracuda.com [18.185.115.215]) by mails.dpdk.org (Postfix) with ESMTP id 1E27F406B6 for ; Mon, 7 Oct 2024 21:35:36 +0200 (CEST) Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05lp2170.outbound.protection.outlook.com [104.47.17.170]) by mx-outbound43-193.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 07 Oct 2024 19:35:34 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Jo+LghrdUyGjW8/0i95Z+hyIbWrO39BeyC3hVlEhrY0rIXIRSjucFh6PbUt4WpuLiZCZYga5Ca7XxDFQRQXT1Gfape5lfhWJPDxT++9JIa1k6+S0KGveV10ohSHPEcJI79RvrI+YpM/n5L9BRg4+Sh/O53I18j9XTCpXLTlfkiRvwtSrSZSPWmD0DcC8iJEr+8fr+dA1DVlcOEIu7S1nCSZY/s7B4DWDwjv4kteQzImSYMHnfAOwzaOzf3x55OZ7OtQ7Gm122bkNYFMUrgjyVNYFdu/Ps4vArtjD8ZrV843OSU99b0LPyx+8I2jhyI59tPHJZwKRbbUYiqpSXTWHWg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FZY3+pAJVAZD++g5N6vw/qvRfgoUAupskiBrZh37DPI=; b=g2js9vqOXhV6CtCL4x1TKKfOXPbkJg3lkm6X70T8TUmqa3CbjPFRiXylDMVoZS7JN79XBN/YuJJHjCtQB9152ZRx1t2KmK0FgdhCxhpJ607Dy6M8ymsv3fxcnHPtcYAEeUrNHVN4hGUgTstGDjy29NyGSJCnnsewlD9eUbs0woADGfDqL36ja5Spji21y4Ds5Kqp0rbYIGffrSIcqPvqcRQ9DFEyw9Hp8Pw+4wkuFASAHVOUP1GWjsm9q99dv4atFwf7E9Utg1OVy1OIwEmduj4iCKGnoxiY1Wj5BruBLCUu5UyHL//9YjX8UsICNsfZ9ZPsDx4BhipkJZs3a2uavg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FZY3+pAJVAZD++g5N6vw/qvRfgoUAupskiBrZh37DPI=; b=VXqteTE+qcbrA7+ukSkfEMuDnLSzaUvP7H6UysfU5tvPRqfvWyEBOYDbKQhmLEOlpEMilyzls+x0rIgQU2TxaJIRSkk6XFKPmTzbSWJDgRXsFelr9JSCy4bEp8hd7+JDq0Pc2tJqSDIZ7AYMPyV2lPk93Ce2fGZh9Zc3zM54qo0= Received: from DB9PR05CA0014.eurprd05.prod.outlook.com (2603:10a6:10:1da::19) by AS1P190MB1750.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:4a8::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.22; Mon, 7 Oct 2024 19:35:33 +0000 Received: from DB1PEPF000509EC.eurprd03.prod.outlook.com (2603:10a6:10:1da:cafe::1) by DB9PR05CA0014.outlook.office365.com (2603:10a6:10:1da::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.34 via Frontend Transport; Mon, 7 Oct 2024 19:35:33 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DB1PEPF000509EC.mail.protection.outlook.com (10.167.242.70) with Microsoft SMTP Server id 15.20.8048.13 via Frontend Transport; Mon, 7 Oct 2024 19:35:32 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Danylo Vodopianov Subject: [PATCH v2 37/50] net/ntnic: add basic queue operations Date: Mon, 7 Oct 2024 21:34:13 +0200 Message-ID: <20241007193436.675785-38-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241007193436.675785-1-sil-plv@napatech.com> References: <20241006203728.330792-2-sil-plv@napatech.com> <20241007193436.675785-1-sil-plv@napatech.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF000509EC:EE_|AS1P190MB1750:EE_ X-MS-Office365-Filtering-Correlation-Id: 7f6d8b66-a2ca-48c1-8e58-08dce70735a4 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|82310400026|36860700013; X-Microsoft-Antispam-Message-Info: dN2xgMwvUEH8lMHdHoKLLw6qY7RsqZNi5HiEM3HnoB5OXtI9ECUZOKWDAfLupdMzKfjdtMSk7HS1t7I/SMEWN3ST3YxZ4i5mTzTjr3703WZrFvWYYiG+i7l6r0FrFoe6RXrYvOe/Sjs0gBiM7Xjv/L8wvNmY1DTsPkVNqmAYsxoNF9IsxZce1iIfuwP1SxZ6ug2asJTnxWzq7NuRa9wlWlNJZTw3myEk7SCRUNSL8b//hd5EqUnA7hzGtFi6EEro82GQkbJplPIfsWatUrING63wbp0pncEoBnXr5c9mKHHa5ZQ8uZljCEetwkIPazTcE49dnY/2hrUy/O3WUgb49N2j5YHrIhXxnu7OsjepATHM2XuBhT2F+hwDiUDXzBG5i+iwxwNOcZ6IKZfLPo5aX0zQQQEjqFgZZOkX0kLn78Fuy+M6w5BAytvmElVMArUZk+JSE9bqd15CjMiF3wclRBqSM81ddzDkriXaPy2NADWih9zcLHGg3H4Ulh923LPh5l/QU88FX0xFiacslneh8utf4Zij1mR0bGXtpXMdml+G4vOd/nYuFpHf5jhXJJtmELgRQvDkzBzigaAvAJvB09pQj0znmV7CZ8z9+95Og84oGKviRBx41en4DBTeU/rErVv+zlghqVX1D2Whi2tcsk+viwil27FPuSDSTPWQ7aWenfBV59pZEvxN8gZkPFxcMWArfeYZZofT18hKJbetWynmsbHu1ZYcoTF78j9KSN6nKirETA1gAuB7JcTM/YAdQ8BGeq8WkHAnh1C/snKnrxyTDIfj+ppGqVpyHVK9thsQF4rsmEVJH/wMKjSmSR2QPMx0TmCYgH9Hlp5eLVxow3m6XEx5VTHkKZv6YSVpRZ4g8NjQPB+kZO10ITTLcoZCfxPBp9MT4YWfoKPHifD3ZLYtoFjD/yFOWqrqzM4irZ/BzJ/BLWpUC4r7idtbcCsOxflBRFjZdvoJQtjw3tXoARbDCpsQ5X6u2ll4xA6P5CGvw8uegakqC2CdNveyN637TKMwxmQbKgAHRfxqksZgbnoUwMjdS3I/fmuSM4uBY8VSsOWRJfgPxKO12fEaRxelTGXweZuTrMErBnLTcYL+x7Allpz15iooupaJ6kJxs3xW63nMhfeQkg6BNGm+uBSKu3kA7wwEG9OOeqhycUhgXHo4qjbprdM3gvi/Cl7dIQAs7y1oo/9hpD+kVdnIvDb680I8GR/cBHeezptDBsfwc+IZrp24IAzptOGyM8f61EvqGD9J/4c357yJ9iHPE5xWVSBzhnEotOxngjmni9kxu6p7kn64RKaTpzkSxUU0ezcdH/O+WgGJToS5VBAWc5IKbw5GXZd20dSf8KOuWoxHXiU7YeTSxIETxfEa+RLKdbEzMONiYMwd8G9KUzRemziO X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(1800799024)(82310400026)(36860700013); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: M9YMrLr3FxrymSDNrhp5/Lotd0Xc04BRKpVcsOb3K5UhKh589PtThwh+fqQUiWnDOqtuTbtdFC8h9oosVmiB5+TWLDQ23T86zhRQ+NVvkNmUPatoFgC3oq1T1baKbn0ZbyQv/p2uJ0FxuzxqpE1ym08Uh08gkrr1ci1hFm93e6Xi3USy9AeJdpme4SmE3Tbd8I2vC9DFSoSz9uqxmhFG7gikA01TtjeKU2NfoLoFP5tRJO/5DqEwGPczWsiHaPreVqTW1td9MI4Ay1tPpGKpDihjU1lqzV4i2xDIncewUg+0Ifb6Ifq39AkKX1OUwC0oV/lYYwaFQ/wSY7FuLz7FKyFtirI7X0OD3FwVw9Z7o4kGHpAUCyOZGDsf3WLFeUnEiy5lnybiXSCR8l1AyKFPVAGCa4Ib1amdIH7CSlqkFhVHaIWZWsXFcTRp6Swd7wDGUzGegbAYum2VR8+alaioIG5N+nlwR8qLnntuqaDwlQc/ySR4r9DpsyFXAFDBS1yv76EQjrHfTIk5xdfWFIGUck8VY9IomeiqjV1HExSwqd8WspGQOfWKZgmHoHYeK8cWFxTYT6SJaIBUq6zgtwZP4T89/B6zoHnNW2ukE4JBSMKaqSSK/471BxAptTryAxGoLYFxkJjmmJlNfWtdUcKUYA== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Oct 2024 19:35:32.7875 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7f6d8b66-a2ca-48c1-8e58-08dce70735a4 X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF000509EC.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1P190MB1750 X-BESS-ID: 1728329734-311201-2748-3528-1 X-BESS-VER: 2019.1_20241004.2057 X-BESS-Apparent-Source-IP: 104.47.17.170 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVoZGpiYGQGYGUNQs0SjVzDLVzN g0MdHI0tA0LdnAyCI5NTUl0cwsOcXUXKk2FgCjyggUQgAAAA== X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259566 [from cloudscan22-232.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Danylo Vodopianov Adds support for queue configure, start, stop, release. The internal macro and functions of ntnic were also added and initialized. Signed-off-by: Danylo Vodopianov --- doc/guides/nics/features/ntnic.ini | 1 + drivers/net/ntnic/include/ntos_drv.h | 34 +++++ drivers/net/ntnic/ntnic_ethdev.c | 208 +++++++++++++++++++++++++++ drivers/net/ntnic/ntutil/nt_util.c | 10 ++ drivers/net/ntnic/ntutil/nt_util.h | 2 + 5 files changed, 255 insertions(+) diff --git a/doc/guides/nics/features/ntnic.ini b/doc/guides/nics/features/ntnic.ini index b6d92c7ee1..8b9b87bdfe 100644 --- a/doc/guides/nics/features/ntnic.ini +++ b/doc/guides/nics/features/ntnic.ini @@ -7,6 +7,7 @@ FW version = Y Speed capabilities = Y Link status = Y +Queue start/stop = Y Unicast MAC filter = Y Multicast MAC filter = Y Linux = Y diff --git a/drivers/net/ntnic/include/ntos_drv.h b/drivers/net/ntnic/include/ntos_drv.h index 67baf9fe0c..a77e6a0247 100644 --- a/drivers/net/ntnic/include/ntos_drv.h +++ b/drivers/net/ntnic/include/ntos_drv.h @@ -13,6 +13,7 @@ #include +#include "stream_binary_flow_api.h" #include "nthw_drv.h" #define NUM_MAC_ADDRS_PER_PORT (16U) @@ -21,6 +22,32 @@ #define NUM_ADAPTER_MAX (8) #define NUM_ADAPTER_PORTS_MAX (128) + +/* Max RSS queues */ +#define MAX_QUEUES 125 + +/* Structs: */ +struct __rte_cache_aligned ntnic_rx_queue { + struct flow_queue_id_s queue; /* queue info - user id and hw queue index */ + struct rte_mempool *mb_pool; /* mbuf memory pool */ + uint16_t buf_size; /* Size of data area in mbuf */ + int enabled; /* Enabling/disabling of this queue */ + + nt_meta_port_type_t type; + uint32_t port; /* Rx port for this queue */ + enum fpga_info_profile profile; /* Inline / Capture */ + +}; + +struct __rte_cache_aligned ntnic_tx_queue { + struct flow_queue_id_s queue; /* queue info - user id and hw queue index */ + nt_meta_port_type_t type; + + uint32_t port; /* Tx port for this queue */ + int enabled; /* Enabling/disabling of this queue */ + enum fpga_info_profile profile; /* Inline / Capture */ +}; + struct pmd_internals { const struct rte_pci_device *pci_dev; char name[20]; @@ -30,7 +57,14 @@ struct pmd_internals { unsigned int nb_tx_queues; /* Offset of the VF from the PF */ uint8_t vf_offset; + uint32_t port; nt_meta_port_type_t type; + struct flow_queue_id_s vpq[MAX_QUEUES]; + unsigned int vpq_nb_vq; + /* Array of Rx queues */ + struct ntnic_rx_queue rxq_scg[MAX_QUEUES]; + /* Array of Tx queues */ + struct ntnic_tx_queue txq_scg[MAX_QUEUES]; struct drv_s *p_drv; /* Ethernet (MAC) addresses. Element number zero denotes default address. */ struct rte_ether_addr eth_addrs[NUM_MAC_ADDRS_PER_PORT]; diff --git a/drivers/net/ntnic/ntnic_ethdev.c b/drivers/net/ntnic/ntnic_ethdev.c index 5af18a3b27..967e989575 100644 --- a/drivers/net/ntnic/ntnic_ethdev.c +++ b/drivers/net/ntnic/ntnic_ethdev.c @@ -3,12 +3,17 @@ * Copyright(c) 2023 Napatech A/S */ +#include + #include #include #include #include #include #include +#include + +#include #include "ntlog.h" #include "ntdrv_4ga.h" @@ -24,6 +29,23 @@ #define EXCEPTION_PATH_HID 0 +#define MAX_TOTAL_QUEUES 128 + +/* Max RSS queues */ +#define MAX_QUEUES 125 + +#define ETH_DEV_NTNIC_HELP_ARG "help" +#define ETH_DEV_NTHW_RXQUEUES_ARG "rxqs" +#define ETH_DEV_NTHW_TXQUEUES_ARG "txqs" + +static const char *const valid_arguments[] = { + ETH_DEV_NTNIC_HELP_ARG, + ETH_DEV_NTHW_RXQUEUES_ARG, + ETH_DEV_NTHW_TXQUEUES_ARG, + NULL, +}; + + static const struct rte_pci_id nthw_pci_id_map[] = { { RTE_PCI_DEVICE(NT_HW_PCI_VENDOR_ID, NT_HW_PCI_DEVICE_ID_NT200A02) }, { @@ -161,6 +183,58 @@ eth_dev_infos_get(struct rte_eth_dev *eth_dev, struct rte_eth_dev_info *dev_info return 0; } +static void eth_tx_queue_release(struct rte_eth_dev *eth_dev, uint16_t queue_id) +{ + (void)eth_dev; + (void)queue_id; +} + +static void eth_rx_queue_release(struct rte_eth_dev *eth_dev, uint16_t queue_id) +{ + (void)eth_dev; + (void)queue_id; +} + +static int num_queues_alloced; + +/* Returns num queue starting at returned queue num or -1 on fail */ +static int allocate_queue(int num) +{ + int next_free = num_queues_alloced; + NT_LOG_DBGX(DBG, NTNIC, "num_queues_alloced=%u, New queues=%u, Max queues=%u\n", + num_queues_alloced, num, MAX_TOTAL_QUEUES); + + if (num_queues_alloced + num > MAX_TOTAL_QUEUES) + return -1; + + num_queues_alloced += num; + return next_free; +} + +static int eth_rx_queue_start(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->rx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED; + return 0; +} + +static int eth_rx_queue_stop(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->rx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED; + return 0; +} + +static int eth_tx_queue_start(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->tx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED; + return 0; +} + +static int eth_tx_queue_stop(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->tx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED; + return 0; +} + static int eth_mac_addr_add(struct rte_eth_dev *eth_dev, struct rte_ether_addr *mac_addr, @@ -247,6 +321,15 @@ eth_dev_start(struct rte_eth_dev *eth_dev) NT_LOG_DBGX(DBG, NTNIC, "Port %u\n", internals->n_intf_no); + /* Start queues */ + uint q; + + for (q = 0; q < internals->nb_rx_queues; q++) + eth_rx_queue_start(eth_dev, q); + + for (q = 0; q < internals->nb_tx_queues; q++) + eth_tx_queue_start(eth_dev, q); + if (internals->type == PORT_TYPE_VIRTUAL || internals->type == PORT_TYPE_OVERRIDE) { eth_dev->data->dev_link.link_status = RTE_ETH_LINK_UP; @@ -296,6 +379,16 @@ eth_dev_stop(struct rte_eth_dev *eth_dev) NT_LOG_DBGX(DBG, NTNIC, "Port %u\n", internals->n_intf_no); + if (internals->type != PORT_TYPE_VIRTUAL) { + uint q; + + for (q = 0; q < internals->nb_rx_queues; q++) + eth_rx_queue_stop(eth_dev, q); + + for (q = 0; q < internals->nb_tx_queues; q++) + eth_tx_queue_stop(eth_dev, q); + } + eth_dev->data->dev_link.link_status = RTE_ETH_LINK_DOWN; return 0; } @@ -438,6 +531,12 @@ static const struct eth_dev_ops nthw_eth_dev_ops = { .link_update = eth_link_update, .dev_infos_get = eth_dev_infos_get, .fw_version_get = eth_fw_version_get, + .rx_queue_start = eth_rx_queue_start, + .rx_queue_stop = eth_rx_queue_stop, + .rx_queue_release = eth_rx_queue_release, + .tx_queue_start = eth_tx_queue_start, + .tx_queue_stop = eth_tx_queue_stop, + .tx_queue_release = eth_tx_queue_release, .mac_addr_add = eth_mac_addr_add, .mac_addr_set = eth_mac_addr_set, .set_mc_addr_list = eth_set_mc_addr_list, @@ -462,6 +561,7 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) return -1; } + int res; struct drv_s *p_drv; ntdrv_4ga_t *p_nt_drv; hw_info_t *p_hw_info; @@ -469,6 +569,7 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) uint32_t n_port_mask = -1; /* All ports enabled by default */ uint32_t nb_rx_queues = 1; uint32_t nb_tx_queues = 1; + struct flow_queue_id_s queue_ids[MAX_QUEUES]; int n_phy_ports; struct port_link_speed pls_mbps[NUM_ADAPTER_PORTS_MAX] = { 0 }; int num_port_speeds = 0; @@ -476,6 +577,81 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) pci_dev->addr.function, pci_dev->addr.bus, pci_dev->addr.devid, pci_dev->addr.function); + /* + * Process options/arguments + */ + if (pci_dev->device.devargs && pci_dev->device.devargs->args) { + int kvargs_count; + struct rte_kvargs *kvlist = + rte_kvargs_parse(pci_dev->device.devargs->args, valid_arguments); + + if (kvlist == NULL) + return -1; + + /* + * Argument: help + * NOTE: this argument/option check should be the first as it will stop + * execution after producing its output + */ + { + if (rte_kvargs_get(kvlist, ETH_DEV_NTNIC_HELP_ARG)) { + size_t i; + + for (i = 0; i < RTE_DIM(valid_arguments); i++) + if (valid_arguments[i] == NULL) + break; + + exit(0); + } + } + + /* + * rxq option/argument + * The number of rxq (hostbuffers) allocated in memory. + * Default is 32 RX Hostbuffers + */ + kvargs_count = rte_kvargs_count(kvlist, ETH_DEV_NTHW_RXQUEUES_ARG); + + if (kvargs_count != 0) { + assert(kvargs_count == 1); + res = rte_kvargs_process(kvlist, ETH_DEV_NTHW_RXQUEUES_ARG, &string_to_u32, + &nb_rx_queues); + + if (res < 0) { + NT_LOG_DBGX(ERR, NTNIC, + "problem with command line arguments: res=%d\n", + res); + return -1; + } + + NT_LOG_DBGX(DBG, NTNIC, "devargs: %s=%u\n", + ETH_DEV_NTHW_RXQUEUES_ARG, nb_rx_queues); + } + + /* + * txq option/argument + * The number of txq (hostbuffers) allocated in memory. + * Default is 32 TX Hostbuffers + */ + kvargs_count = rte_kvargs_count(kvlist, ETH_DEV_NTHW_TXQUEUES_ARG); + + if (kvargs_count != 0) { + assert(kvargs_count == 1); + res = rte_kvargs_process(kvlist, ETH_DEV_NTHW_TXQUEUES_ARG, &string_to_u32, + &nb_tx_queues); + + if (res < 0) { + NT_LOG_DBGX(ERR, NTNIC, + "problem with command line arguments: res=%d\n", + res); + return -1; + } + + NT_LOG_DBGX(DBG, NTNIC, "devargs: %s=%u\n", + ETH_DEV_NTHW_TXQUEUES_ARG, nb_tx_queues); + } + } + /* alloc */ p_drv = rte_zmalloc_socket(pci_dev->name, sizeof(struct drv_s), RTE_CACHE_LINE_SIZE, @@ -581,6 +757,7 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) struct pmd_internals *internals = NULL; struct rte_eth_dev *eth_dev = NULL; char name[32]; + int i; if ((1 << n_intf_no) & ~n_port_mask) { NT_LOG_DBGX(DBG, NTNIC, @@ -608,6 +785,10 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) internals->nb_rx_queues = nb_rx_queues; internals->nb_tx_queues = nb_tx_queues; + /* Not used queue index as dest port in bypass - use 0x80 + port nr */ + for (i = 0; i < MAX_QUEUES; i++) + internals->vpq[i].hw_id = -1; + /* Setup queue_ids */ if (nb_rx_queues > 1) { @@ -622,6 +803,33 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) internals->n_intf_no, nb_tx_queues); } + int max_num_queues = (nb_rx_queues > nb_tx_queues) ? nb_rx_queues : nb_tx_queues; + int start_queue = allocate_queue(max_num_queues); + + if (start_queue < 0) + return -1; + + for (i = 0; i < (int)max_num_queues; i++) { + queue_ids[i].id = i; + queue_ids[i].hw_id = start_queue + i; + + internals->rxq_scg[i].queue = queue_ids[i]; + /* use same index in Rx and Tx rings */ + internals->txq_scg[i].queue = queue_ids[i]; + internals->rxq_scg[i].enabled = 0; + internals->txq_scg[i].type = internals->type; + internals->rxq_scg[i].type = internals->type; + internals->rxq_scg[i].port = internals->port; + } + + /* no tx queues - tx data goes out on phy */ + internals->vpq_nb_vq = 0; + + for (i = 0; i < (int)nb_tx_queues; i++) { + internals->txq_scg[i].port = internals->port; + internals->txq_scg[i].enabled = 0; + } + /* Set MAC address (but only if the MAC address is permitted) */ if (n_intf_no < fpga_info->nthw_hw_info.vpd_info.mn_mac_addr_count) { const uint64_t mac = diff --git a/drivers/net/ntnic/ntutil/nt_util.c b/drivers/net/ntnic/ntutil/nt_util.c index 72aabad090..7ee95d0642 100644 --- a/drivers/net/ntnic/ntutil/nt_util.c +++ b/drivers/net/ntnic/ntutil/nt_util.c @@ -234,3 +234,13 @@ int nt_link_duplex_to_eth_duplex(enum nt_link_duplex_e nt_link_duplex) return eth_link_duplex; } + +int string_to_u32(const char *key_str __rte_unused, const char *value_str, void *extra_args) +{ + if (!value_str || !extra_args) + return -1; + + const uint32_t value = strtol(value_str, NULL, 0); + *(uint32_t *)extra_args = value; + return 0; +} diff --git a/drivers/net/ntnic/ntutil/nt_util.h b/drivers/net/ntnic/ntutil/nt_util.h index d82e6d3248..64947f5fbf 100644 --- a/drivers/net/ntnic/ntutil/nt_util.h +++ b/drivers/net/ntnic/ntutil/nt_util.h @@ -57,4 +57,6 @@ uint32_t nt_link_speed_capa_to_eth_speed_capa(int nt_link_speed_capa); nt_link_speed_t convert_link_speed(int link_speed_mbps); int nt_link_duplex_to_eth_duplex(enum nt_link_duplex_e nt_link_duplex); +int string_to_u32(const char *key_str __rte_unused, const char *value_str, void *extra_args); + #endif /* NTOSS_SYSTEM_NT_UTIL_H */