From patchwork Mon Oct 7 19:34:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Serhii Iliushyk X-Patchwork-Id: 145344 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 7F07145AD8; Mon, 7 Oct 2024 21:39:19 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 862BD410E4; Mon, 7 Oct 2024 21:35:52 +0200 (CEST) Received: from egress-ip42a.ess.de.barracuda.com (egress-ip42a.ess.de.barracuda.com [18.185.115.201]) by mails.dpdk.org (Postfix) with ESMTP id EB1B940B9B for ; Mon, 7 Oct 2024 21:35:30 +0200 (CEST) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05lp2105.outbound.protection.outlook.com [104.47.18.105]) by mx-outbound9-155.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 07 Oct 2024 19:35:29 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=C6VSkbztkMJiZygUNftysH+pw65O59JL1OH8lW6UUyItkoNUkDZDXilfNlqCfL/BRMQwY3aD6jyBcoH1lj/9v/jpndRBMYUsW8DVh6iAHjOQlHEPcXHQaSVyGBAe72rq32AfkAkzefiJHVf9wCg9QvaepSrd34pk+p+yImFo2KnEf6V6XKNtLWvGY/sJrmvauduYH4AlJWtESlF6bZh+RnZssZ3awmq8TOdzoGDYWc1N0S7UcYFKOt2TYwEOmHahswgfXzSGD254XSVM2eAzkHRdmK7b/J8JkpelmSTy7+WENI4OsLfRmUQ86ieInU02JdAwCy2ELDqMXg6Ax2p3cA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=TFjTG1pMXlBUr2yjqm0tjVeegwA5CRoqE+2euQsjK/k=; b=QRgTQmzrHpfjGPQ+60iUyjePWDlCs26PzMylZ5gzPCIQKvoENgq0yK9xtvI9IcoLa6MnulgmQ+NfaQ7QuT/4VwyMq7nWGPzLhi6ovDPDDnzR6z9FipIET566ThoaTX6KJ4g2XuGs/Lk/jkQQ9e3GulTMjSfTrf1kz++zikUvtzASNW4gQeplS7ex2J6QAxgooT4JlCwqn6ygYArXTGjAwzE4Ugo4yo1BW3IJb1z7/OFTntU3bVDrCSf9ulFToad4sOMDCcdArR3T0NuVI7vYPQH2pEp2WdC6goQveL0gqdND0CBC3AAxRM5cOgX6Hg7zxgV4jdHxBoDK+YheUaq6hg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=TFjTG1pMXlBUr2yjqm0tjVeegwA5CRoqE+2euQsjK/k=; b=o2qjOg9s12Yx++Ldpjq+dXvf2ue77H4nNYMcjH036axeiFAd9eiJ3WRFI3gup9kzokTEWCnrDz2e4pAlvFVxUb60kxshBVepoIU7Hit3t1fRrwBjEaCqv9EbEytBaXfVjJrVUKwpcqLaya0x1RMwidjuPuQa6MLTwx/lrfkY65E= Received: from DB9PR05CA0014.eurprd05.prod.outlook.com (2603:10a6:10:1da::19) by AS8P190MB1125.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:2ed::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.22; Mon, 7 Oct 2024 19:35:27 +0000 Received: from DB1PEPF000509EC.eurprd03.prod.outlook.com (2603:10a6:10:1da:cafe::f0) by DB9PR05CA0014.outlook.office365.com (2603:10a6:10:1da::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.34 via Frontend Transport; Mon, 7 Oct 2024 19:35:27 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DB1PEPF000509EC.mail.protection.outlook.com (10.167.242.70) with Microsoft SMTP Server id 15.20.8048.13 via Frontend Transport; Mon, 7 Oct 2024 19:35:27 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v2 30/50] net/ntnic: add flow matcher (FLM) FPGA module Date: Mon, 7 Oct 2024 21:34:06 +0200 Message-ID: <20241007193436.675785-31-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241007193436.675785-1-sil-plv@napatech.com> References: <20241006203728.330792-2-sil-plv@napatech.com> <20241007193436.675785-1-sil-plv@napatech.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF000509EC:EE_|AS8P190MB1125:EE_ X-MS-Office365-Filtering-Correlation-Id: 451f9d41-0f29-40fe-027d-08dce707328d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: 9LAvc5oiZ3SumJGzYutza0MlFhCR+P1gbv0x5GCZdEMTcMXjehExBmcuWZ9vYHAdbTz6TnQvUq4eDgbvaaQ6yW8URMgRkyq6XPdhZf3IYDRyUHsgCKXINKO/wpctFPQh5IzxkIwWvval+cqRjyfN3YQiCjd+YJmjlemIWo8HZ0O6P9CRtVP0loy5Oo+U1Yyf5vHgIppgcYJYNI2puT5jnT5TaQPqwnmY7uyYJV4pXUb0BIC+IL180sG1mrPi+6yN1xP8rqtypZwPbLzVPvnCxc84pl5aZEuHyRnzttrt9K1B5598MCZHFh7OZPuTA4x+bi31qK7eBmhqe9ZwbWcA+yNOliCTqHy5Jkb504tImliA1tsPm9afyuRxdCvLt6r5kwZlW4JruloOcqGee2mWDmCR7I604IFqqWMhkNO3UyK1jdhQMMoUH34NkDdmnjOAZTgjJLPkiWWytRLz0mSL+2kfKAk7daKrOV90n4jWa/l7+iPfQVgEAJ7m1GnmOJLWFkNYRIDcJHo482Pjd3lOReNEk5Xq79q3OEtpiIOv1XgruWCjcITu+VXP/OegaD83J7KnuqBXOtrZ/8Ix/hxAuuBUehcQLgs+E00zm3+ZTf3aEB+rVIz0p8hEnO/I/gIB8RgWmluxg9RCEHxP0Cuasp5nmpM2eoLIKMI1XxnV5gR6dTcOY0u2sygsa4sviFhvVDLexI+aurQgNom9QsrqLHFXKOjFJsIGhzgpBGtm0NWXUFuHZw6PcWsd6axI9MFsfqv4ipL4c7+KnnBcPHaQORaqnjUcYv04XaEIEWSpU0n97ZHu0F1N0E+5JdgV4cwUAU85S3bONdl2y5EqLEo9s1idpid3Jp+s5qYUK6UIB+LIuurrbcB1VSRkoyQ6bH549IRCG4SYVreIwWwcuY7V7G8tkh7qkqj9xE4i6Vie+r0wNxdhB99/Ud6wAIZjfChm0XB2d1M1nWRLlJFmvqIyAiMZuSaIr2BG0DBTriSWIM0S4QMKDjkeJmO6S7oUdTQvXlxYihdFooPSw5eDkP9HlTdxH68YoPXqyhOpaeG4xNu2G/Qs3NHpzDzklrRMh/DjCGI9UkQTz358Uqcxzhfct5uUAZ4hLj2zYY+blCPOxp5SetHiBzCD/XX7M4/uwjFyaosJmiNsqHa6Mo+ay+JJz4PSpizaxX+FPQc6jzi67Pi68TT9J4me5jXmd9psmsrxxxeBJrRiMO6CQe4NDyrUHZwJGPJLSJkTigP/uzC5ZmKnPc22siDWxKDoW/tll28on4EO53s+8H4dWkQRIrYbt8SBeG/5BBmjlFv12hLF4aWdOgY28A84JtDx9FhSf7XzluyciyyTjxn2bi8NR57+9Yi7rcD7iZmXz9CaFhtHdEPORohI/KP8EP9pH8QBOvBF X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(376014)(1800799024)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: ZsWcWrNBwvvSsjDd/oiBnB/M1ldrsGtd3iDrPAjAfZvpM79xnOoakmiMojOz2jTO62C/O+PIfPSQI5jwkhq9US3R2MC8UYYvvBM/ceN2+C3AtEObDEYavPaPH/KC79It23DqicboyHEvj3ZY68BoqHwE0DgKX1XGb7ks8mpk1DP59an3QWpvBe3q8HBONkDbOP3VYQ4ZANrUq/dWcAWtQl62+MNEQDdsAyp2q5qBEd/LF+pz8hCmDGjuavXg0KX3L3IcMEFj1VQCeD7VNFHj4b2AeoJjJ0cm18bNnn2c2G/uUig2uH6MN7ybaAImYtFF5UivnaIlfflfJamRHZ82rw88NW+ROrdKnX0enIu08oIYAQEbkDQ4C0BkR61w/s1p2SRM7+X1tz9+D+lIMI8zOUCAM1HuopQt7CeKz5VSqiLnXxpYFTHqZTFGYsaYCCrQSQsUZkQa9JdHNhVpgnnjv6xnVm0kWd4HRSqy9fWtbQ4dQ3K+S8JvxhzxX1BKYTeXumM+SikP+EG7PgMKtcw6h7iqXiJTh6VsxadExTXOxn6o/RpsLoyd9mIhPu6w3zKurtTt/vvkuK7e9MIpcjHu0quX+bs8Udximm7abcna6AR4Dd9JpwbsXXraOad64ONXH1ODCIaVx0id5UAzAY9uPw== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Oct 2024 19:35:27.5844 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 451f9d41-0f29-40fe-027d-08dce707328d X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF000509EC.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8P190MB1125 X-BESS-ID: 1728329729-302459-3371-3616-1 X-BESS-VER: 2019.1_20241004.2057 X-BESS-Apparent-Source-IP: 104.47.18.105 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVoamhoYmQGYGUNQ8OcXQIMXAPD ElMdHEEChjappibGhmaWJsnGphamasVBsLALOpo7tCAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259566 [from cloudscan19-135.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The Flow Matcher module is a high-performance stateful SDRAM lookup and programming engine which supported exact match lookup in line-rate of up to hundreds of millions of flows. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/include/hw_mod_backend.h | 117 +++++++ drivers/net/ntnic/meson.build | 1 + drivers/net/ntnic/nthw/flow_api/flow_api.c | 6 + .../nthw/flow_api/hw_mod/hw_mod_backend.c | 1 + .../ntnic/nthw/flow_api/hw_mod/hw_mod_flm.c | 300 ++++++++++++++++++ 5 files changed, 425 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_flm.c diff --git a/drivers/net/ntnic/include/hw_mod_backend.h b/drivers/net/ntnic/include/hw_mod_backend.h index f40b33a888..3933d4bf53 100644 --- a/drivers/net/ntnic/include/hw_mod_backend.h +++ b/drivers/net/ntnic/include/hw_mod_backend.h @@ -367,6 +367,122 @@ struct flm_func_s { struct hw_mod_flm_v25_s v25; }; }; +enum hw_flm_e { + /* functions */ + HW_FLM_CONTROL_PRESET_ALL = 0, + HW_FLM_RCP_PRESET_ALL, + HW_FLM_FLOW_LRN_DATA, + HW_FLM_FLOW_INF_STA_DATA, + /* Control fields */ + HW_FLM_CONTROL_ENABLE = FIELD_START_INDEX, + HW_FLM_CONTROL_INIT, + HW_FLM_CONTROL_LDS, + HW_FLM_CONTROL_LFS, + HW_FLM_CONTROL_LIS, + HW_FLM_CONTROL_UDS, + HW_FLM_CONTROL_UIS, + HW_FLM_CONTROL_RDS, + HW_FLM_CONTROL_RIS, + HW_FLM_CONTROL_PDS, + HW_FLM_CONTROL_PIS, + HW_FLM_CONTROL_CRCWR, + HW_FLM_CONTROL_CRCRD, + HW_FLM_CONTROL_RBL, + HW_FLM_CONTROL_EAB, + HW_FLM_CONTROL_SPLIT_SDRAM_USAGE, + HW_FLM_STATUS_CALIB_SUCCESS, + HW_FLM_STATUS_CALIB_FAIL, + HW_FLM_STATUS_INITDONE, + HW_FLM_STATUS_IDLE, + HW_FLM_STATUS_CRITICAL, + HW_FLM_STATUS_PANIC, + HW_FLM_STATUS_CRCERR, + HW_FLM_STATUS_EFT_BP, + HW_FLM_STATUS_CACHE_BUFFER_CRITICAL, + HW_FLM_LOAD_BIN, + HW_FLM_LOAD_LPS, + HW_FLM_LOAD_APS, + HW_FLM_PRIO_LIMIT0, + HW_FLM_PRIO_FT0, + HW_FLM_PRIO_LIMIT1, + HW_FLM_PRIO_FT1, + HW_FLM_PRIO_LIMIT2, + HW_FLM_PRIO_FT2, + HW_FLM_PRIO_LIMIT3, + HW_FLM_PRIO_FT3, + HW_FLM_PST_PRESET_ALL, + HW_FLM_PST_BP, + HW_FLM_PST_PP, + HW_FLM_PST_TP, + HW_FLM_RCP_LOOKUP, + HW_FLM_RCP_QW0_DYN, + HW_FLM_RCP_QW0_OFS, + HW_FLM_RCP_QW0_SEL, + HW_FLM_RCP_QW4_DYN, + HW_FLM_RCP_QW4_OFS, + HW_FLM_RCP_SW8_DYN, + HW_FLM_RCP_SW8_OFS, + HW_FLM_RCP_SW8_SEL, + HW_FLM_RCP_SW9_DYN, + HW_FLM_RCP_SW9_OFS, + HW_FLM_RCP_MASK, + HW_FLM_RCP_KID, + HW_FLM_RCP_OPN, + HW_FLM_RCP_IPN, + HW_FLM_RCP_BYT_DYN, + HW_FLM_RCP_BYT_OFS, + HW_FLM_RCP_TXPLM, + HW_FLM_RCP_AUTO_IPV4_MASK, + HW_FLM_BUF_CTRL_LRN_FREE, + HW_FLM_BUF_CTRL_INF_AVAIL, + HW_FLM_BUF_CTRL_STA_AVAIL, + HW_FLM_STAT_LRN_DONE, + HW_FLM_STAT_LRN_IGNORE, + HW_FLM_STAT_LRN_FAIL, + HW_FLM_STAT_UNL_DONE, + HW_FLM_STAT_UNL_IGNORE, + HW_FLM_STAT_REL_DONE, + HW_FLM_STAT_REL_IGNORE, + HW_FLM_STAT_PRB_DONE, + HW_FLM_STAT_PRB_IGNORE, + HW_FLM_STAT_AUL_DONE, + HW_FLM_STAT_AUL_IGNORE, + HW_FLM_STAT_AUL_FAIL, + HW_FLM_STAT_TUL_DONE, + HW_FLM_STAT_FLOWS, + HW_FLM_STAT_STA_DONE, /* module ver 0.20 */ + HW_FLM_STAT_INF_DONE, /* module ver 0.20 */ + HW_FLM_STAT_INF_SKIP, /* module ver 0.20 */ + HW_FLM_STAT_PCK_HIT, /* module ver 0.20 */ + HW_FLM_STAT_PCK_MISS, /* module ver 0.20 */ + HW_FLM_STAT_PCK_UNH, /* module ver 0.20 */ + HW_FLM_STAT_PCK_DIS, /* module ver 0.20 */ + HW_FLM_STAT_CSH_HIT, /* module ver 0.20 */ + HW_FLM_STAT_CSH_MISS, /* module ver 0.20 */ + HW_FLM_STAT_CSH_UNH, /* module ver 0.20 */ + HW_FLM_STAT_CUC_START, /* module ver 0.20 */ + HW_FLM_STAT_CUC_MOVE, /* module ver 0.20 */ + HW_FLM_SCAN_I, /* module ver 0.22 */ + HW_FLM_SCRUB_PRESET_ALL, + HW_FLM_SCRUB_T, /* module ver 0.22 */ + HW_FLM_SCRUB_R, /* module ver 0.24 */ + HW_FLM_SCRUB_DEL, /* module ver 0.24 */ + HW_FLM_SCRUB_INF, /* module ver 0.24 */ +}; + +bool hw_mod_flm_present(struct flow_api_backend_s *be); +int hw_mod_flm_alloc(struct flow_api_backend_s *be); +void hw_mod_flm_free(struct flow_api_backend_s *be); +int hw_mod_flm_reset(struct flow_api_backend_s *be); + +int hw_mod_flm_control_flush(struct flow_api_backend_s *be); +int hw_mod_flm_control_set(struct flow_api_backend_s *be, enum hw_flm_e field, uint32_t value); + +int hw_mod_flm_scan_flush(struct flow_api_backend_s *be); + +int hw_mod_flm_rcp_flush(struct flow_api_backend_s *be, int start_idx, int count); + +int hw_mod_flm_scrub_flush(struct flow_api_backend_s *be, int start_idx, int count); struct hsh_func_s { COMMON_FUNC_INFO_S; @@ -568,6 +684,7 @@ struct flow_api_backend_s { /* flow filter FPGA modules */ struct cat_func_s cat; struct km_func_s km; + struct flm_func_s flm; /* NIC attributes */ unsigned int num_phy_ports; diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index e37bb96331..9af7e3d813 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -50,6 +50,7 @@ sources = files( 'nthw/flow_api/flow_km.c', 'nthw/flow_api/hw_mod/hw_mod_backend.c', 'nthw/flow_api/hw_mod/hw_mod_cat.c', + 'nthw/flow_api/hw_mod/hw_mod_flm.c', 'nthw/flow_api/hw_mod/hw_mod_km.c', 'nthw/flow_filter/flow_nthw_cat.c', 'nthw/flow_filter/flow_nthw_csu.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_api.c b/drivers/net/ntnic/nthw/flow_api/flow_api.c index c85838519b..d39bdc9936 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_api.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_api.c @@ -296,6 +296,12 @@ struct flow_nic_dev *flow_api_create(uint8_t adapter_no, const struct flow_api_b if (init_resource_elements(ndev, RES_FLM_FLOW_TYPE, ndev->be.cat.nb_flow_types)) goto err_exit; + if (init_resource_elements(ndev, RES_FLM_RCP, ndev->be.flm.nb_categories)) + goto err_exit; + + if (init_resource_elements(ndev, RES_SCRUB_RCP, ndev->be.flm.nb_scrub_profiles)) + goto err_exit; + /* may need IPF, COR */ /* check all defined has been initialized */ diff --git a/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_backend.c b/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_backend.c index 9d5572f4b2..fe66493336 100644 --- a/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_backend.c @@ -19,6 +19,7 @@ static const struct { } module[] = { { "CAT", hw_mod_cat_alloc, hw_mod_cat_free, hw_mod_cat_reset, hw_mod_cat_present }, { "KM", hw_mod_km_alloc, hw_mod_km_free, hw_mod_km_reset, hw_mod_km_present }, + { "FLM", hw_mod_flm_alloc, hw_mod_flm_free, hw_mod_flm_reset, hw_mod_flm_present }, }; #define MOD_COUNT (ARRAY_SIZE(module)) diff --git a/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_flm.c b/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_flm.c new file mode 100644 index 0000000000..c52467b575 --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_api/hw_mod/hw_mod_flm.c @@ -0,0 +1,300 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include +#include + +#include "hw_mod_backend.h" + +#define _MOD_ "FLM" +#define _VER_ be->flm.ver + +bool hw_mod_flm_present(struct flow_api_backend_s *be) +{ + return be->iface->get_flm_present(be->be_dev); +} + +int hw_mod_flm_alloc(struct flow_api_backend_s *be) +{ + int nb; + _VER_ = be->iface->get_flm_version(be->be_dev); + NT_LOG(DBG, FILTER, "FLM MODULE VERSION %i.%i\n", VER_MAJOR(_VER_), VER_MINOR(_VER_)); + + nb = be->iface->get_nb_flm_categories(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_categories); + + be->flm.nb_categories = (uint32_t)nb; + + nb = be->iface->get_nb_flm_size_mb(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_size_mb); + + be->flm.nb_size_mb = (uint32_t)nb; + + nb = be->iface->get_nb_flm_entry_size(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_entry_size); + + be->flm.nb_entry_size = (uint32_t)nb; + + nb = be->iface->get_nb_flm_variant(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_variant); + + be->flm.nb_variant = (uint32_t)nb; + + nb = be->iface->get_nb_flm_prios(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_prios); + + be->flm.nb_prios = (uint32_t)nb; + + nb = be->iface->get_nb_flm_pst_profiles(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_pst_profiles); + + be->flm.nb_pst_profiles = (uint32_t)nb; + + if (_VER_ >= 22) { + nb = be->iface->get_nb_flm_scrub_profiles(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_scrub_profiles); + + be->flm.nb_scrub_profiles = (uint32_t)nb; + } + + nb = be->iface->get_nb_rpp_per_ps(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_rpp_clock); + + be->flm.nb_rpp_clock_in_ps = (uint32_t)nb; + + nb = be->iface->get_nb_flm_load_aps_max(be->be_dev); + + if (nb <= 0) + return COUNT_ERROR(flm_load_aps_max); + + be->flm.nb_load_aps_max = (uint32_t)nb; + + switch (_VER_) { + case 25: + if (!callocate_mod((struct common_func_s *)&be->flm, 38, &be->flm.v25.control, 1, + sizeof(struct flm_v25_control_s), &be->flm.v25.status, 1, + sizeof(struct flm_v25_status_s), &be->flm.v25.load_bin, 1, + sizeof(struct flm_v25_load_bin_s), &be->flm.v25.load_pps, 1, + sizeof(struct flm_v25_load_pps_s), &be->flm.v25.load_lps, 1, + sizeof(struct flm_v25_load_lps_s), &be->flm.v25.load_aps, 1, + sizeof(struct flm_v25_load_aps_s), &be->flm.v25.prio, 1, + sizeof(struct flm_v25_prio_s), &be->flm.v25.pst, + be->flm.nb_pst_profiles, sizeof(struct flm_v25_pst_s), + &be->flm.v25.rcp, be->flm.nb_categories, + sizeof(struct flm_v25_rcp_s), + &be->flm.v25.buf_ctrl, 1, sizeof(struct flm_v25_buf_ctrl_s), + &be->flm.v25.lrn_done, 1, sizeof(struct flm_v25_stat_lrn_done_s), + &be->flm.v25.lrn_ignore, 1, + sizeof(struct flm_v25_stat_lrn_ignore_s), + &be->flm.v25.lrn_fail, 1, sizeof(struct flm_v25_stat_lrn_fail_s), + &be->flm.v25.unl_done, 1, sizeof(struct flm_v25_stat_unl_done_s), + &be->flm.v25.unl_ignore, 1, + sizeof(struct flm_v25_stat_unl_ignore_s), + &be->flm.v25.rel_done, 1, sizeof(struct flm_v25_stat_rel_done_s), + &be->flm.v25.rel_ignore, 1, + sizeof(struct flm_v25_stat_rel_ignore_s), + &be->flm.v25.aul_done, 1, sizeof(struct flm_v25_stat_aul_done_s), + &be->flm.v25.aul_ignore, 1, + sizeof(struct flm_v25_stat_aul_ignore_s), + &be->flm.v25.aul_fail, 1, sizeof(struct flm_v25_stat_aul_fail_s), + &be->flm.v25.tul_done, 1, sizeof(struct flm_v25_stat_tul_done_s), + &be->flm.v25.flows, 1, sizeof(struct flm_v25_stat_flows_s), + &be->flm.v25.prb_done, 1, sizeof(struct flm_v25_stat_prb_done_s), + &be->flm.v25.prb_ignore, 1, + sizeof(struct flm_v25_stat_prb_ignore_s), + &be->flm.v25.sta_done, 1, sizeof(struct flm_v25_stat_sta_done_s), + &be->flm.v25.inf_done, 1, sizeof(struct flm_v25_stat_inf_done_s), + &be->flm.v25.inf_skip, 1, sizeof(struct flm_v25_stat_inf_skip_s), + &be->flm.v25.pck_hit, 1, sizeof(struct flm_v25_stat_pck_hit_s), + &be->flm.v25.pck_miss, 1, sizeof(struct flm_v25_stat_pck_miss_s), + &be->flm.v25.pck_unh, 1, sizeof(struct flm_v25_stat_pck_unh_s), + &be->flm.v25.pck_dis, 1, sizeof(struct flm_v25_stat_pck_dis_s), + &be->flm.v25.csh_hit, 1, sizeof(struct flm_v25_stat_csh_hit_s), + &be->flm.v25.csh_miss, 1, sizeof(struct flm_v25_stat_csh_miss_s), + &be->flm.v25.csh_unh, 1, sizeof(struct flm_v25_stat_csh_unh_s), + &be->flm.v25.cuc_start, 1, sizeof(struct flm_v25_stat_cuc_start_s), + &be->flm.v25.cuc_move, 1, sizeof(struct flm_v25_stat_cuc_move_s), + &be->flm.v25.scan, 1, sizeof(struct flm_v25_scan_s), + &be->flm.v25.scrub, be->flm.nb_scrub_profiles, + sizeof(struct flm_v25_scrub_s))) + return -1; + + break; + + default: + return UNSUP_VER; + } + + return 0; +} + +void hw_mod_flm_free(struct flow_api_backend_s *be) +{ + if (be->flm.base) { + free(be->flm.base); + be->flm.base = NULL; + } +} + +int hw_mod_flm_reset(struct flow_api_backend_s *be) +{ + /* Zero entire cache area */ + zero_module_cache((struct common_func_s *)(&be->flm)); + + NT_LOG(DBG, FILTER, "INIT FLM\n"); + hw_mod_flm_control_set(be, HW_FLM_CONTROL_SPLIT_SDRAM_USAGE, 0x10); + + hw_mod_flm_control_flush(be); + hw_mod_flm_scrub_flush(be, 0, ALL_ENTRIES); + hw_mod_flm_scan_flush(be); + hw_mod_flm_rcp_flush(be, 0, ALL_ENTRIES); + + return 0; +} + +int hw_mod_flm_control_flush(struct flow_api_backend_s *be) +{ + return be->iface->flm_control_flush(be->be_dev, &be->flm); +} + +static int hw_mod_flm_control_mod(struct flow_api_backend_s *be, enum hw_flm_e field, + uint32_t *value, int get) +{ + switch (_VER_) { + case 25: + switch (field) { + case HW_FLM_CONTROL_PRESET_ALL: + if (get) + return UNSUP_FIELD; + + memset(be->flm.v25.control, (uint8_t)*value, + sizeof(struct flm_v25_control_s)); + break; + + case HW_FLM_CONTROL_ENABLE: + GET_SET(be->flm.v25.control->enable, value); + break; + + case HW_FLM_CONTROL_INIT: + GET_SET(be->flm.v25.control->init, value); + break; + + case HW_FLM_CONTROL_LDS: + GET_SET(be->flm.v25.control->lds, value); + break; + + case HW_FLM_CONTROL_LFS: + GET_SET(be->flm.v25.control->lfs, value); + break; + + case HW_FLM_CONTROL_LIS: + GET_SET(be->flm.v25.control->lis, value); + break; + + case HW_FLM_CONTROL_UDS: + GET_SET(be->flm.v25.control->uds, value); + break; + + case HW_FLM_CONTROL_UIS: + GET_SET(be->flm.v25.control->uis, value); + break; + + case HW_FLM_CONTROL_RDS: + GET_SET(be->flm.v25.control->rds, value); + break; + + case HW_FLM_CONTROL_RIS: + GET_SET(be->flm.v25.control->ris, value); + break; + + case HW_FLM_CONTROL_PDS: + GET_SET(be->flm.v25.control->pds, value); + break; + + case HW_FLM_CONTROL_PIS: + GET_SET(be->flm.v25.control->pis, value); + break; + + case HW_FLM_CONTROL_CRCWR: + GET_SET(be->flm.v25.control->crcwr, value); + break; + + case HW_FLM_CONTROL_CRCRD: + GET_SET(be->flm.v25.control->crcrd, value); + break; + + case HW_FLM_CONTROL_RBL: + GET_SET(be->flm.v25.control->rbl, value); + break; + + case HW_FLM_CONTROL_EAB: + GET_SET(be->flm.v25.control->eab, value); + break; + + case HW_FLM_CONTROL_SPLIT_SDRAM_USAGE: + GET_SET(be->flm.v25.control->split_sdram_usage, value); + break; + + default: + return UNSUP_FIELD; + } + + break; + + default: + return UNSUP_VER; + } + + return 0; +} + +int hw_mod_flm_control_set(struct flow_api_backend_s *be, enum hw_flm_e field, uint32_t value) +{ + return hw_mod_flm_control_mod(be, field, &value, 0); +} + +int hw_mod_flm_scan_flush(struct flow_api_backend_s *be) +{ + return be->iface->flm_scan_flush(be->be_dev, &be->flm); +} + +int hw_mod_flm_rcp_flush(struct flow_api_backend_s *be, int start_idx, int count) +{ + if (count == ALL_ENTRIES) + count = be->flm.nb_categories; + + if ((unsigned int)(start_idx + count) > be->flm.nb_categories) + return INDEX_TOO_LARGE; + + return be->iface->flm_rcp_flush(be->be_dev, &be->flm, start_idx, count); +} + +int hw_mod_flm_scrub_flush(struct flow_api_backend_s *be, int start_idx, int count) +{ + if (count == ALL_ENTRIES) + count = be->flm.nb_scrub_profiles; + + if ((unsigned int)(start_idx + count) > be->flm.nb_scrub_profiles) + return INDEX_TOO_LARGE; + + return be->iface->flm_scrub_flush(be->be_dev, &be->flm, start_idx, count); +}