From patchwork Mon Oct 7 19:33:58 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Serhii Iliushyk X-Patchwork-Id: 145338 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 9A5A345AD8; Mon, 7 Oct 2024 21:38:29 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3FF9740E44; Mon, 7 Oct 2024 21:35:43 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 6AA2E4066F for ; Mon, 7 Oct 2024 21:35:25 +0200 (CEST) Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02lp2240.outbound.protection.outlook.com [104.47.11.240]) by mx-outbound9-155.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Mon, 07 Oct 2024 19:35:24 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=v7FWvGeqPzPHAKBNK00A6qVKKO8gfXnbqabdfShi0p2jBL6RUkux4pRWrxksOQEaaobeZFmtDaQzbkbN8koVYgVpYYafJofSqZ2s1S62rlJl85Seld5I3ps0YjXTOgccqn0h4l16H95ZIhF+8h3bsLPL3sNjhh0nhVftyOubyYOdD1yO+ciFc+P9huQQXkMskKMbxJbfSdxkAwLEIwvpxaoSfDvf01hb2BFuUpwpOb7TkKJ95zICTwXlVf+BSFeVKKVZQf0eqD48Kzu9izGTl+9TyMvD8tm0iZk1S5hDGaqcV5knCtOln1HqprZf3OI1ZHPfOJXXmx4HPxlJpekylQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=F6OSx5zMTi+YG1t1pCGRnGsdIQpSWnmxLS4iCDqEEXQ=; b=TEJ5pgZcNunamkKd9Qix69ymptt8pgkOgJE/YEKNaHazJA4eRgMIii5weK07IHuMmQrS3clQbRAfxACe52IayXzO8TDbgVRHhB1L4o02hLAFC752ztBgWJBtSzqd7MviJljVWQp/uBv7sXV0SYlwkHEXum+n0yBJp/yfp/kZaAsQt7gYeQIbxvyAiii6r+lkBSK30OeDuKS09JqEF3tms0fdZr0dkJnjqCGa7qnU9akqu7Eh7fA72xgoiPTxtgjN1BQtkKgwXrPAJPXIeSGIxOBFdY3JUELt8YXsPyxqdeK+vkNJ6yslXZC9EMXYRSJVL3UF8BRNfMKF5GVqCzjhOQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=F6OSx5zMTi+YG1t1pCGRnGsdIQpSWnmxLS4iCDqEEXQ=; b=kLHPL6D2MWabIEmVbZ9zUivkm8YVGVzRKCpkYK694opPbMDHI4dYnok7UzeHNO308GQn8eKendDRO5eqIC8ZCMvDd2Kzj5nht9s+U913ygKEnB62paxM8cmNOsNmcjk58H49dzhQj1LlaPYAaUuUuj77kBwZpCNjBbaF3/phZ14= Received: from DB9PR05CA0022.eurprd05.prod.outlook.com (2603:10a6:10:1da::27) by VE1P190MB0925.EURP190.PROD.OUTLOOK.COM (2603:10a6:800:1ae::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.22; Mon, 7 Oct 2024 19:35:21 +0000 Received: from DB1PEPF000509EC.eurprd03.prod.outlook.com (2603:10a6:10:1da:cafe::dc) by DB9PR05CA0022.outlook.office365.com (2603:10a6:10:1da::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.34 via Frontend Transport; Mon, 7 Oct 2024 19:35:21 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by DB1PEPF000509EC.mail.protection.outlook.com (10.167.242.70) with Microsoft SMTP Server id 15.20.8048.13 via Frontend Transport; Mon, 7 Oct 2024 19:35:21 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v2 22/50] net/ntnic: add checksum update (CSU) flow module Date: Mon, 7 Oct 2024 21:33:58 +0200 Message-ID: <20241007193436.675785-23-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241007193436.675785-1-sil-plv@napatech.com> References: <20241006203728.330792-2-sil-plv@napatech.com> <20241007193436.675785-1-sil-plv@napatech.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DB1PEPF000509EC:EE_|VE1P190MB0925:EE_ X-MS-Office365-Filtering-Correlation-Id: 37d81849-779a-4931-3145-08dce7072ead X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|376014|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: PaNAS4O11iV4eKm4IHl+9hgyfMswrWY66MahgSmt/9PnDadqe+0oR+oYd949W+45fTwdarANo+EQt5HD0uF3j9bya8QjtM0Fd6K2mMCcEbeRwlypJcSU+S5o1mMonPRNpqZyYlGfnWUzVgpsx4gy9g3Gt5U5xlJJMS6Q1NqkFa+Gm693XhCPDKR1u09Ts3SzqIJCO3JOlqVQUjExqTTo+/301RbX8+Bt5ZDXhVd4ZJmzkyFgvt2fxtyG75JZKjhcHqunvPyS71dtuMX4ZsB45HGSUuT7jEftlBwEmJCJV9y8SygnEpcLKUwBDPsY52emlBlh2AvD5HzF5WqhT4SZ+8FME51qm8RgyEK90TtSUYXJ+3rLV9zjcOCgVQBPAw3VMN/OK8FRvmIcLrgUQHH2eziWnQov8jCrRBbA+4jDizUxK4bqLKfmJ8XlwpQNR0ymp7FdUhzz84mYXUDO8e+0K2z90kEr3SzG6C0kiYpAHjK30UdFsU6wrlqIMVwcUQgfkZZNcEgFvb1zJv9oQ/y0kbUMNtG8GXwIdHLNFV9n3s3etEot0pwH0AqbjqL7K/ozxWRe7KusbuvNv6YoQJKosEj0PDIdMBKenw8buyecyVH4d3ee2MN/EWvuBlg+9bZmKFgd2Eu/FF66akJtlI/9SjOuvIaNbgh6C2Om/Rqflz4EKIUy2dmyJFgyH4mshLS/lU14bqQ+BCt67P+BHI7ZZmzwofBbgpCRbSDkj3B+bP/kR3OfJBw/fTRU+K9iJzQV3kSAjerejFjW1jXxsLWAfqL+1+8+EihEKXTOneXV5ZW+Jqx7ZOLirWowh09X3+3WA1wlcHH0rhe68pa+tjnl7Q5udWREOjCSjUXVhZ2qKmP891UFVX0lgk1qdx31KYi2dMIdyX2nMY29yb18kpe2pvN5xp1RlKAsQCuFc4uYISrhDaWUV3YwfTSho8GDjjUWBsRbO6MpNqfW7ug++IhN9Qthceln94WBBRG83w82gmcLvkAoUkgrl8a8w064oInKuVAQeL5B2kDm9Yrl4sJCAhfxFugoUU2hKtrOCNM96MZybbg0Sk3IkhJVHAG0/XYZYDQsoeC7uonHpnl21IHiMzVMitWML383DKdeSqfa49DhOpF0TBfHR69CnzwTy82G2szDcuETXxtSPkgjGsvzqgatzpHZU4IOpyo3HmtJ2Z4Ovl5MzEXAftn+j45zqK9b8YVFSL4Vf+BvHLTupUht5cDcje7bfxWnn191GzD1cHQxi4zp7faN2R/paDjb1x2Rdvt1G1aOPlTAhiTWiEg7gapiOYhz6tbNFneooHkmby8H/2zRTsBNNluTWB/6ap6E6Roajzd0EJw8q+31DjKcoaUybHQwxrBxn2wyQjtAgsTsuyS/orO7V4fWdEbQ3Fzr X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(376014)(36860700013)(82310400026); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: ZMXRymy3Awdm6920PiEPZ1PQ5jOH2YQ7Gg1LEYRFLXukMaa+6Ukq8lt6QjmdY5U2pbUsgMG8QLIWsWlOfbJHoIuuOu21cy1i6TUhJR+r1qpoUt1zIot9PhkRHXwugSGqIATRHWbnuKLRs26Fgw5DJ4oBSUtCB46ZHy+RJDj2p6/W7YFVBXNSv+ZUbgNv37lkMh3ENcGVKSo2+4yDORk+9JycBU7rDSg5E14LX50IuM1UtWwz+CkP0xbE2yw+//HEX6FJDoaJBQBk4DlNvWwpPMv8CwdljSa0/j95kYiuHedhW9dq9nsfeVNXlqGhiqRQGKKtX3gPzrQOGnGaBa6lqvZg0VNSBmUwqLU+sF0VoR4irkcloHMG1N9aO5ZJf+YZDwoQMQjiLw7dt7LVBE1a4Re9MDdZ9863QulHOL/spFYXpGy1L+RZ+zAPbW30PVaSZxDUsDHcyUBPRRY3PXaVULMvuoTPhT8RSbbPODVsHDiAkHL7RScujWAd76rT7DWkw3PDp/qwMT1R21GZLFB0BWjuz+FNmPCSQZ62NDF8GewLCJqlBFRG2txZtQ+HuvMzlqVtL6nJRiCVGyZx9IfwZRjCC00dM+72J96Rdluy91o8Da7HMXoVpjQagJywdrGO/aizFb5liIWqbvmvt0DLpw== X-OriginatorOrg: napatech.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Oct 2024 19:35:21.1001 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 37d81849-779a-4931-3145-08dce7072ead X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF000509EC.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1P190MB0925 X-BESS-ID: 1728329724-302459-3374-3612-1 X-BESS-VER: 2019.1_20241004.2057 X-BESS-Apparent-Source-IP: 104.47.11.240 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVhYmBpZAVgZQ0MzSMM3UwjgtMd kiOTXNKNU8yTIpOcnSwjjJ1NTMwMxQqTYWAJLU++pBAAAA X-BESS-Outbound-Spam-Score: 0.50 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259566 [from cloudscan14-168.eu-central-1a.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.50 BSF_RULE_7582B META: Custom Rule 7582B 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.50 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_RULE_7582B, BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The Checksum Update module updates the checksums of packets that has been modified in any way. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 13 ++++ .../ntnic/nthw/flow_filter/flow_nthw_csu.c | 62 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_csu.h | 35 +++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../nthw/supported/nthw_fpga_reg_defs_csu.h | 31 ++++++++++ 7 files changed, 144 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 3c00203e34..cc5e6fe100 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -47,6 +47,7 @@ sources = files( 'nthw/flow_api/flow_backend/flow_backend.c', 'nthw/flow_api/flow_filter.c', 'nthw/flow_filter/flow_nthw_cat.c', + 'nthw/flow_filter/flow_nthw_csu.c', 'nthw/flow_filter/flow_nthw_flm.c', 'nthw/flow_filter/flow_nthw_hfu.c', 'nthw/flow_filter/flow_nthw_hsh.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index af1e8ce3a4..c12a3204bc 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -8,6 +8,7 @@ #include "flow_nthw_info.h" #include "flow_nthw_ifr.h" #include "flow_nthw_cat.h" +#include "flow_nthw_csu.h" #include "flow_nthw_km.h" #include "flow_nthw_flm.h" #include "flow_nthw_hfu.h" @@ -42,6 +43,7 @@ static struct backend_dev_s { struct hfu_nthw *p_hfu_nthw; /* TPE module */ struct rpp_lr_nthw *p_rpp_lr_nthw; /* TPE module */ struct tx_cpy_nthw *p_tx_cpy_nthw; /* TPE module */ + struct csu_nthw *p_csu_nthw; /* TPE module */ struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; @@ -1819,6 +1821,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_tx_cpy_nthw = NULL; } + /* Init nthw CSU */ + if (csu_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct csu_nthw *ptr = csu_nthw_new(); + csu_nthw_init(ptr, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_csu_nthw = ptr; + + } else { + be_devs[physical_adapter_no].p_csu_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; @@ -1836,6 +1848,7 @@ static void bin_flow_backend_done(void *dev) qsl_nthw_delete(be_dev->p_qsl_nthw); slc_lr_nthw_delete(be_dev->p_slc_lr_nthw); pdb_nthw_delete(be_dev->p_pdb_nthw); + csu_nthw_delete(be_dev->p_csu_nthw); hfu_nthw_delete(be_dev->p_hfu_nthw); rpp_lr_nthw_delete(be_dev->p_rpp_lr_nthw); tx_cpy_nthw_delete(be_dev->p_tx_cpy_nthw); diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c new file mode 100644 index 0000000000..21efc62eda --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.c @@ -0,0 +1,62 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_csu.h" + +struct csu_nthw *csu_nthw_new(void) +{ + struct csu_nthw *p = malloc(sizeof(struct csu_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +void csu_nthw_delete(struct csu_nthw *p) +{ + if (p) { + (void)memset(p, 0, sizeof(*p)); + free(p); + } +} + +int csu_nthw_init(struct csu_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_CSU, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: Csu %d: no such instance\n", p_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_csu = p_mod; + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_csu, CSU_RCP_CTRL); + p->mp_rcp_ctrl_adr = nthw_register_get_field(p->mp_rcp_ctrl, CSU_RCP_CTRL_ADR); + p->mp_rcp_ctrl_cnt = nthw_register_get_field(p->mp_rcp_ctrl, CSU_RCP_CTRL_CNT); + p->mp_rcp_data = nthw_module_get_register(p->m_csu, CSU_RCP_DATA); + p->mp_rcp_data_ol3_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_OL3_CMD); + p->mp_rcp_data_ol4_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_OL4_CMD); + p->mp_rcp_data_il3_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_IL3_CMD); + p->mp_rcp_data_il4_cmd = nthw_register_get_field(p->mp_rcp_data, CSU_RCP_DATA_IL4_CMD); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h new file mode 100644 index 0000000000..e5986a1a9b --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_csu.h @@ -0,0 +1,35 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef _FLOW_NTHW_CSU_H_ +#define _FLOW_NTHW_CSU_H_ + +#include + +#include "nthw_fpga_model.h" + +struct csu_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_csu; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_ctrl_adr; + nthw_field_t *mp_rcp_ctrl_cnt; + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_ol3_cmd; + nthw_field_t *mp_rcp_data_ol4_cmd; + nthw_field_t *mp_rcp_data_il3_cmd; + nthw_field_t *mp_rcp_data_il4_cmd; +}; + +struct csu_nthw *csu_nthw_new(void); +void csu_nthw_delete(struct csu_nthw *p); +int csu_nthw_init(struct csu_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int csu_nthw_setup(struct csu_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* _FLOW_NTHW_CSU_H_ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index d93d9d3816..14e031dc69 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -15,6 +15,7 @@ #define MOD_UNKNOWN (0L)/* Unknown/uninitialized - keep this as the first element */ #define MOD_CAT (0x30b447c2UL) +#define MOD_CSU (0x3f470787UL) #define MOD_FLM (0xe7ba53a4UL) #define MOD_GFG (0xfc423807UL) #define MOD_GMF (0x68b1d15aUL) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index d58d10c438..6eebab65a2 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -15,6 +15,7 @@ #include "nthw_fpga_reg_defs_cat.h" #include "nthw_fpga_reg_defs_cpy.h" +#include "nthw_fpga_reg_defs_csu.h" #include "nthw_fpga_reg_defs_flm.h" #include "nthw_fpga_reg_defs_gfg.h" #include "nthw_fpga_reg_defs_gmf.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h new file mode 100644 index 0000000000..a67f1c392e --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_csu.h @@ -0,0 +1,31 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_csu.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_CSU_ +#define _NTHW_FPGA_REG_DEFS_CSU_ + +/* CSU */ +#define NTHW_MOD_CSU (0x3f470787UL) +#define CSU_RCP_CTRL (0x11955fefUL) +#define CSU_RCP_CTRL_ADR (0x8efb3c71UL) +#define CSU_RCP_CTRL_CNT (0x9ef3a5a0UL) +#define CSU_RCP_DATA (0xbe44ddf6UL) +#define CSU_RCP_DATA_IL3_CMD (0xdbac8e0dUL) +#define CSU_RCP_DATA_IL4_CMD (0x698c521dUL) +#define CSU_RCP_DATA_OL3_CMD (0xb87cbb37UL) +#define CSU_RCP_DATA_OL4_CMD (0xa5c6727UL) + +#endif /* _NTHW_FPGA_REG_DEFS_CSU_ */ + +/* + * Auto-generated file - do *NOT* edit + */