From patchwork Fri Oct 4 15:34:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Serhii Iliushyk X-Patchwork-Id: 145113 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E8AA145AAF; Fri, 4 Oct 2024 17:54:47 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4F06242ED6; Fri, 4 Oct 2024 17:51:35 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 6CB2942EC0 for ; Fri, 4 Oct 2024 17:51:32 +0200 (CEST) Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03lp2233.outbound.protection.outlook.com [104.47.51.233]) by mx-outbound44-124.eu-central-1c.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:51:31 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=yzu+9klK77soNtwThvygNzfsaCGzWANFBKrn4d9C9qx8OXvBb36ZIqn5gbl/dgtQRy9q2ScslzMP3EwSDZn3tnxs89ZD0agtWNEBKGRQVyek7SmCGOuTb9vOLhuZNCfnXvUwYW1HOYV7GT5Lg2pjtB6Ees+Ql3chso5ttCz/dD+7H1j9z82iR5vHqeK5d/yxmRzZifinpmMJ1zVacCDads2RtddYuKPO3RB5Zfzd2OxnOHeeLe5GKaf/8Sjr02VqMlLfdz+6n9NQk/x2x3NDCfK+lSOYrK1kjxjJX9vEDr61+PPnKID+pHxQH3doN5wf3zmOiEO8i1tQaYwEy2f6CQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FZY3+pAJVAZD++g5N6vw/qvRfgoUAupskiBrZh37DPI=; b=T4FOGkpr39JoTtKOlM8a9f3WgXp+mwfniLbcH5UVN7qe/d4QL73LwftzTnhgct1z1nqfelyAE4wctrCSEDuud0wOEsx2lpLA/pCmzE3SROJalCX7HUhV/AG05WxEigwx38TWUG+PNG3W4bQcd7C0LlCIWRLD7FTZ0WE55GbSmfJtdri2hXPFNOx0QCiEMHdANAMWl69UjZdIR9aYIcZK52UtoL4S8ZI6VMayYyLp7UWlQXmgGfFEUuPgxs4jCZD8RujSkWNX9vxb+NoshK3Q7pmSSCwtc31JD9dYsKxN91xwauP4wftpk3ueqbz24qXk0IOhLmaCT0M6KT/OIOezGQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FZY3+pAJVAZD++g5N6vw/qvRfgoUAupskiBrZh37DPI=; b=PH61tQ+uqFubun5CmsCNdzBI3UW+jUh6KmqUJycd76pGwggJaTQyfH7T4fABSdcQMbhzaBvIdKt8VUGJc2PAoZA07tsG/PWhdNEDthmPXSD1lDrgyMQLdLmTwNtULWRoU14V8d3V9aWT26mGX2k0uFJX64QbHQCG3/tc1TkwuRk= Received: from AM0PR10CA0103.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:e6::20) by DB9P190MB1194.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:1fd::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18; Fri, 4 Oct 2024 15:36:31 +0000 Received: from AM2PEPF0001C715.eurprd05.prod.outlook.com (2603:10a6:208:e6:cafe::f1) by AM0PR10CA0103.outlook.office365.com (2603:10a6:208:e6::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18 via Frontend Transport; Fri, 4 Oct 2024 15:36:31 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AM2PEPF0001C715.mail.protection.outlook.com (10.167.16.185) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:36:30 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Danylo Vodopianov Subject: [PATCH v1 01/14] net/ntnic: add basic queue operations Date: Fri, 4 Oct 2024 17:34:55 +0200 Message-ID: <20241004153551.267935-38-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004153551.267935-1-sil-plv@napatech.com> References: <20241004153551.267935-1-sil-plv@napatech.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM2PEPF0001C715:EE_|DB9P190MB1194:EE_ X-MS-Office365-Filtering-Correlation-Id: 6cdee90c-0c34-4177-4fa2-08dce48a51ee X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|376014|36860700013; X-Microsoft-Antispam-Message-Info: lorEagh20fxV1bnFe3AEvvD3Juo/FfoM81GsiQSA2Nukg5QDp5kKPcbnAKrXx5G8oclXvNXckBTHo3jUalI20pr95hNGoeOmlzmVEDI8YDQQApDHTU9RNI1rk546M5XVoMviVi/IBkg8iRlCxLBAVrP6p2CiLwN5caBhHzkzuOPZjUwblsvh5Z6WIm9jvkUMQwueISPl8n+J6oBqiuop654+N3J1r730ZnHsud8avr5a/jPFdvHawJE9W8nE0Zmeq6p2RUbNLlPcdJt2e6F54hm6IWBTOJ+ixDnb1JNc++oWQ1y9eyp2A7RRJtrfMu95rKuy+2JlS+SPcp2TpiuzW1ULwfM4IiHq/WAT7n4XBLWy4vKCELvO3+Gw6VQ2M/kS/Lu7XZ0WsBeuinsYFnc3RjQ/kM9uXJQ1lJhkD3a76lz2ZjFM3+y7C+TtT2ztDtajbJ4hmy6RmkSaYPwMtPsHQF7D0T9gwBm7OZDrTq2rJS04RDFFfUPrgppysFa76gmYx8r4NJ5vOd6owPX5zJ7zUu2Itjq++kQ3Y1etRtHPU8SegfwMhHBNDVSz7WL+20JQCWrtbEQ2f5NBsEs8SfF86Kg5qJJu3VZv0OIO2NAVdG8pasCw/z0N8M71DX+lq7iKxq3gxDtU3t8x/x74ncucpOy7swQoN0z1DHuBLNJTN/3nVH/HWegxIe2KVChEMI2jhJi9JW4aZmXnj6pY+LXRxzjb2ELxgZOWJL6wXqVUrJtSeKPJn7bF2GdWe/eFgw9ffm3EdVqwC01jiov9ruMyWSt6g1CX7g1rJubp8L9pMp85lQiJnanV6tNAw5IloTOUSK72TxJZQVse8wqrc6bqDRckvhJMASocaOcFqkM7G0a6h+xTJZyv5MQqW2bmIWaM8EUQoYCdNnVUxmGC2AgN7E2pWdZDphBarAh3WG6MwlpB8hboZjIqMMw9tZFg7/IUYqsinNMrd+Lb66drH6mZB1PoTfBOhgqxL6YDVnYwy8Hl8l1wVrPKWvkbTVt937ZU+Kgqdv52ppdUJOpBiKkRoEEvZNvcBqY3Ltphmy+9NBTWz3WexhWFjURAXu4Yq0GNXZdaLRjcPshkxbdWi6l7GNBRVbm3AMVKWVb3g0+9zuxpZ+nLmOSgdIhlustg5Nwxqm9yuRpf6cyBfrJFdtlZZwANj03ErVr9cTqipV94p/CrFq1BMdfo9Y9hyp7BpxjAWFeCXZdpfks34T9bsVtqG7cRfemcIarCsuCSNvJ1GxJbPUDhQCDE9O4VyoE0dCzvRREQufLbJZr0Lpv0vHY+TcCM3UpRbhecidAMWJHMZnl6bUxm4HxJt+qMG4whZol0G9Xzqb17pGpVuXam1ofzjg+wagYC2DewHUXfUVrn+3hG9MX2qgKsUm6WnkSd7nw9 X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(376014)(36860700013); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: Vp/UNV4Rpr+xzHakf+y2DbWfiJRxG2RjAMtkwoER/XWKbKss0r0JcGLTvEtJpTm24Lue26KEFp3ACcZRYrGc1s/YY/ObINl33Zpj2da2C5n56ext6kJQLWP20XjMhz3nm3KLRHOFUN2ZiXvW762uApV1N8P+q7VRjAj/JKPSSL6VXYItISkcQdCf/vDX91d+WKcodn0atHm8A6iY0Oxix10eDcoG104DzTgXhVQwvolJSzFFFypCByx6rHwepaNYOiyMVRDGHfjzgwvjfgfLVntOfCxHtIASTuWRnNubNgOZjIRuSe6KFtfLU2uL3eRxfeA5LlgtHrEVX3PfQoAT9rRokG5mrd4zwpM4eDa2aWwPaa7ivalG5Px7nDLVjEAz59r0DcfmoTpv+R9Lu+g03R3vDFgpRMaX50/PotMW6RHErx9VgMO0tL2V5s5D6ImsrLUcwcSuBorPAz15V1olRHy/tmxfXd4Bvt7y88btFPO6bCw0VdlZV6EhEHgzaDA/SjutO7KDo24nt54GhTte+9D3EZtDCRxfxT4QHP7drFKdHZSbYGPH8Au4wnzT6ac3tEXZP4OjGlCGDPtrGSJnj8P3GuU8uyZiMAUuHMZCeP7I6VGYU/UuMZz7hYsqBul3jbKW32T/DSUCXEGv/lV6Tg== X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:36:30.9085 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 6cdee90c-0c34-4177-4fa2-08dce48a51ee X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C715.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9P190MB1194 X-OriginatorOrg: napatech.com X-BESS-ID: 1728057091-311388-12685-32546-1 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.51.233 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVoZGpiYGQGYGUNQs0SjVzDLVzN g0MdHI0tA0LdnAyCI5NTUl0cwsOcXUXKk2FgCjyggUQgAAAA== X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259494 [from cloudscan16-215.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Danylo Vodopianov Adds support for queue configure, start, stop, release. The internal macro and functions of ntnic were also added and initialized. Signed-off-by: Danylo Vodopianov --- doc/guides/nics/features/ntnic.ini | 1 + drivers/net/ntnic/include/ntos_drv.h | 34 +++++ drivers/net/ntnic/ntnic_ethdev.c | 208 +++++++++++++++++++++++++++ drivers/net/ntnic/ntutil/nt_util.c | 10 ++ drivers/net/ntnic/ntutil/nt_util.h | 2 + 5 files changed, 255 insertions(+) diff --git a/doc/guides/nics/features/ntnic.ini b/doc/guides/nics/features/ntnic.ini index b6d92c7ee1..8b9b87bdfe 100644 --- a/doc/guides/nics/features/ntnic.ini +++ b/doc/guides/nics/features/ntnic.ini @@ -7,6 +7,7 @@ FW version = Y Speed capabilities = Y Link status = Y +Queue start/stop = Y Unicast MAC filter = Y Multicast MAC filter = Y Linux = Y diff --git a/drivers/net/ntnic/include/ntos_drv.h b/drivers/net/ntnic/include/ntos_drv.h index 67baf9fe0c..a77e6a0247 100644 --- a/drivers/net/ntnic/include/ntos_drv.h +++ b/drivers/net/ntnic/include/ntos_drv.h @@ -13,6 +13,7 @@ #include +#include "stream_binary_flow_api.h" #include "nthw_drv.h" #define NUM_MAC_ADDRS_PER_PORT (16U) @@ -21,6 +22,32 @@ #define NUM_ADAPTER_MAX (8) #define NUM_ADAPTER_PORTS_MAX (128) + +/* Max RSS queues */ +#define MAX_QUEUES 125 + +/* Structs: */ +struct __rte_cache_aligned ntnic_rx_queue { + struct flow_queue_id_s queue; /* queue info - user id and hw queue index */ + struct rte_mempool *mb_pool; /* mbuf memory pool */ + uint16_t buf_size; /* Size of data area in mbuf */ + int enabled; /* Enabling/disabling of this queue */ + + nt_meta_port_type_t type; + uint32_t port; /* Rx port for this queue */ + enum fpga_info_profile profile; /* Inline / Capture */ + +}; + +struct __rte_cache_aligned ntnic_tx_queue { + struct flow_queue_id_s queue; /* queue info - user id and hw queue index */ + nt_meta_port_type_t type; + + uint32_t port; /* Tx port for this queue */ + int enabled; /* Enabling/disabling of this queue */ + enum fpga_info_profile profile; /* Inline / Capture */ +}; + struct pmd_internals { const struct rte_pci_device *pci_dev; char name[20]; @@ -30,7 +57,14 @@ struct pmd_internals { unsigned int nb_tx_queues; /* Offset of the VF from the PF */ uint8_t vf_offset; + uint32_t port; nt_meta_port_type_t type; + struct flow_queue_id_s vpq[MAX_QUEUES]; + unsigned int vpq_nb_vq; + /* Array of Rx queues */ + struct ntnic_rx_queue rxq_scg[MAX_QUEUES]; + /* Array of Tx queues */ + struct ntnic_tx_queue txq_scg[MAX_QUEUES]; struct drv_s *p_drv; /* Ethernet (MAC) addresses. Element number zero denotes default address. */ struct rte_ether_addr eth_addrs[NUM_MAC_ADDRS_PER_PORT]; diff --git a/drivers/net/ntnic/ntnic_ethdev.c b/drivers/net/ntnic/ntnic_ethdev.c index 5af18a3b27..967e989575 100644 --- a/drivers/net/ntnic/ntnic_ethdev.c +++ b/drivers/net/ntnic/ntnic_ethdev.c @@ -3,12 +3,17 @@ * Copyright(c) 2023 Napatech A/S */ +#include + #include #include #include #include #include #include +#include + +#include #include "ntlog.h" #include "ntdrv_4ga.h" @@ -24,6 +29,23 @@ #define EXCEPTION_PATH_HID 0 +#define MAX_TOTAL_QUEUES 128 + +/* Max RSS queues */ +#define MAX_QUEUES 125 + +#define ETH_DEV_NTNIC_HELP_ARG "help" +#define ETH_DEV_NTHW_RXQUEUES_ARG "rxqs" +#define ETH_DEV_NTHW_TXQUEUES_ARG "txqs" + +static const char *const valid_arguments[] = { + ETH_DEV_NTNIC_HELP_ARG, + ETH_DEV_NTHW_RXQUEUES_ARG, + ETH_DEV_NTHW_TXQUEUES_ARG, + NULL, +}; + + static const struct rte_pci_id nthw_pci_id_map[] = { { RTE_PCI_DEVICE(NT_HW_PCI_VENDOR_ID, NT_HW_PCI_DEVICE_ID_NT200A02) }, { @@ -161,6 +183,58 @@ eth_dev_infos_get(struct rte_eth_dev *eth_dev, struct rte_eth_dev_info *dev_info return 0; } +static void eth_tx_queue_release(struct rte_eth_dev *eth_dev, uint16_t queue_id) +{ + (void)eth_dev; + (void)queue_id; +} + +static void eth_rx_queue_release(struct rte_eth_dev *eth_dev, uint16_t queue_id) +{ + (void)eth_dev; + (void)queue_id; +} + +static int num_queues_alloced; + +/* Returns num queue starting at returned queue num or -1 on fail */ +static int allocate_queue(int num) +{ + int next_free = num_queues_alloced; + NT_LOG_DBGX(DBG, NTNIC, "num_queues_alloced=%u, New queues=%u, Max queues=%u\n", + num_queues_alloced, num, MAX_TOTAL_QUEUES); + + if (num_queues_alloced + num > MAX_TOTAL_QUEUES) + return -1; + + num_queues_alloced += num; + return next_free; +} + +static int eth_rx_queue_start(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->rx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED; + return 0; +} + +static int eth_rx_queue_stop(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->rx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED; + return 0; +} + +static int eth_tx_queue_start(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->tx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STARTED; + return 0; +} + +static int eth_tx_queue_stop(struct rte_eth_dev *eth_dev, uint16_t rx_queue_id) +{ + eth_dev->data->tx_queue_state[rx_queue_id] = RTE_ETH_QUEUE_STATE_STOPPED; + return 0; +} + static int eth_mac_addr_add(struct rte_eth_dev *eth_dev, struct rte_ether_addr *mac_addr, @@ -247,6 +321,15 @@ eth_dev_start(struct rte_eth_dev *eth_dev) NT_LOG_DBGX(DBG, NTNIC, "Port %u\n", internals->n_intf_no); + /* Start queues */ + uint q; + + for (q = 0; q < internals->nb_rx_queues; q++) + eth_rx_queue_start(eth_dev, q); + + for (q = 0; q < internals->nb_tx_queues; q++) + eth_tx_queue_start(eth_dev, q); + if (internals->type == PORT_TYPE_VIRTUAL || internals->type == PORT_TYPE_OVERRIDE) { eth_dev->data->dev_link.link_status = RTE_ETH_LINK_UP; @@ -296,6 +379,16 @@ eth_dev_stop(struct rte_eth_dev *eth_dev) NT_LOG_DBGX(DBG, NTNIC, "Port %u\n", internals->n_intf_no); + if (internals->type != PORT_TYPE_VIRTUAL) { + uint q; + + for (q = 0; q < internals->nb_rx_queues; q++) + eth_rx_queue_stop(eth_dev, q); + + for (q = 0; q < internals->nb_tx_queues; q++) + eth_tx_queue_stop(eth_dev, q); + } + eth_dev->data->dev_link.link_status = RTE_ETH_LINK_DOWN; return 0; } @@ -438,6 +531,12 @@ static const struct eth_dev_ops nthw_eth_dev_ops = { .link_update = eth_link_update, .dev_infos_get = eth_dev_infos_get, .fw_version_get = eth_fw_version_get, + .rx_queue_start = eth_rx_queue_start, + .rx_queue_stop = eth_rx_queue_stop, + .rx_queue_release = eth_rx_queue_release, + .tx_queue_start = eth_tx_queue_start, + .tx_queue_stop = eth_tx_queue_stop, + .tx_queue_release = eth_tx_queue_release, .mac_addr_add = eth_mac_addr_add, .mac_addr_set = eth_mac_addr_set, .set_mc_addr_list = eth_set_mc_addr_list, @@ -462,6 +561,7 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) return -1; } + int res; struct drv_s *p_drv; ntdrv_4ga_t *p_nt_drv; hw_info_t *p_hw_info; @@ -469,6 +569,7 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) uint32_t n_port_mask = -1; /* All ports enabled by default */ uint32_t nb_rx_queues = 1; uint32_t nb_tx_queues = 1; + struct flow_queue_id_s queue_ids[MAX_QUEUES]; int n_phy_ports; struct port_link_speed pls_mbps[NUM_ADAPTER_PORTS_MAX] = { 0 }; int num_port_speeds = 0; @@ -476,6 +577,81 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) pci_dev->addr.function, pci_dev->addr.bus, pci_dev->addr.devid, pci_dev->addr.function); + /* + * Process options/arguments + */ + if (pci_dev->device.devargs && pci_dev->device.devargs->args) { + int kvargs_count; + struct rte_kvargs *kvlist = + rte_kvargs_parse(pci_dev->device.devargs->args, valid_arguments); + + if (kvlist == NULL) + return -1; + + /* + * Argument: help + * NOTE: this argument/option check should be the first as it will stop + * execution after producing its output + */ + { + if (rte_kvargs_get(kvlist, ETH_DEV_NTNIC_HELP_ARG)) { + size_t i; + + for (i = 0; i < RTE_DIM(valid_arguments); i++) + if (valid_arguments[i] == NULL) + break; + + exit(0); + } + } + + /* + * rxq option/argument + * The number of rxq (hostbuffers) allocated in memory. + * Default is 32 RX Hostbuffers + */ + kvargs_count = rte_kvargs_count(kvlist, ETH_DEV_NTHW_RXQUEUES_ARG); + + if (kvargs_count != 0) { + assert(kvargs_count == 1); + res = rte_kvargs_process(kvlist, ETH_DEV_NTHW_RXQUEUES_ARG, &string_to_u32, + &nb_rx_queues); + + if (res < 0) { + NT_LOG_DBGX(ERR, NTNIC, + "problem with command line arguments: res=%d\n", + res); + return -1; + } + + NT_LOG_DBGX(DBG, NTNIC, "devargs: %s=%u\n", + ETH_DEV_NTHW_RXQUEUES_ARG, nb_rx_queues); + } + + /* + * txq option/argument + * The number of txq (hostbuffers) allocated in memory. + * Default is 32 TX Hostbuffers + */ + kvargs_count = rte_kvargs_count(kvlist, ETH_DEV_NTHW_TXQUEUES_ARG); + + if (kvargs_count != 0) { + assert(kvargs_count == 1); + res = rte_kvargs_process(kvlist, ETH_DEV_NTHW_TXQUEUES_ARG, &string_to_u32, + &nb_tx_queues); + + if (res < 0) { + NT_LOG_DBGX(ERR, NTNIC, + "problem with command line arguments: res=%d\n", + res); + return -1; + } + + NT_LOG_DBGX(DBG, NTNIC, "devargs: %s=%u\n", + ETH_DEV_NTHW_TXQUEUES_ARG, nb_tx_queues); + } + } + /* alloc */ p_drv = rte_zmalloc_socket(pci_dev->name, sizeof(struct drv_s), RTE_CACHE_LINE_SIZE, @@ -581,6 +757,7 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) struct pmd_internals *internals = NULL; struct rte_eth_dev *eth_dev = NULL; char name[32]; + int i; if ((1 << n_intf_no) & ~n_port_mask) { NT_LOG_DBGX(DBG, NTNIC, @@ -608,6 +785,10 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) internals->nb_rx_queues = nb_rx_queues; internals->nb_tx_queues = nb_tx_queues; + /* Not used queue index as dest port in bypass - use 0x80 + port nr */ + for (i = 0; i < MAX_QUEUES; i++) + internals->vpq[i].hw_id = -1; + /* Setup queue_ids */ if (nb_rx_queues > 1) { @@ -622,6 +803,33 @@ nthw_pci_dev_init(struct rte_pci_device *pci_dev) internals->n_intf_no, nb_tx_queues); } + int max_num_queues = (nb_rx_queues > nb_tx_queues) ? nb_rx_queues : nb_tx_queues; + int start_queue = allocate_queue(max_num_queues); + + if (start_queue < 0) + return -1; + + for (i = 0; i < (int)max_num_queues; i++) { + queue_ids[i].id = i; + queue_ids[i].hw_id = start_queue + i; + + internals->rxq_scg[i].queue = queue_ids[i]; + /* use same index in Rx and Tx rings */ + internals->txq_scg[i].queue = queue_ids[i]; + internals->rxq_scg[i].enabled = 0; + internals->txq_scg[i].type = internals->type; + internals->rxq_scg[i].type = internals->type; + internals->rxq_scg[i].port = internals->port; + } + + /* no tx queues - tx data goes out on phy */ + internals->vpq_nb_vq = 0; + + for (i = 0; i < (int)nb_tx_queues; i++) { + internals->txq_scg[i].port = internals->port; + internals->txq_scg[i].enabled = 0; + } + /* Set MAC address (but only if the MAC address is permitted) */ if (n_intf_no < fpga_info->nthw_hw_info.vpd_info.mn_mac_addr_count) { const uint64_t mac = diff --git a/drivers/net/ntnic/ntutil/nt_util.c b/drivers/net/ntnic/ntutil/nt_util.c index 72aabad090..7ee95d0642 100644 --- a/drivers/net/ntnic/ntutil/nt_util.c +++ b/drivers/net/ntnic/ntutil/nt_util.c @@ -234,3 +234,13 @@ int nt_link_duplex_to_eth_duplex(enum nt_link_duplex_e nt_link_duplex) return eth_link_duplex; } + +int string_to_u32(const char *key_str __rte_unused, const char *value_str, void *extra_args) +{ + if (!value_str || !extra_args) + return -1; + + const uint32_t value = strtol(value_str, NULL, 0); + *(uint32_t *)extra_args = value; + return 0; +} diff --git a/drivers/net/ntnic/ntutil/nt_util.h b/drivers/net/ntnic/ntutil/nt_util.h index d82e6d3248..64947f5fbf 100644 --- a/drivers/net/ntnic/ntutil/nt_util.h +++ b/drivers/net/ntnic/ntutil/nt_util.h @@ -57,4 +57,6 @@ uint32_t nt_link_speed_capa_to_eth_speed_capa(int nt_link_speed_capa); nt_link_speed_t convert_link_speed(int link_speed_mbps); int nt_link_duplex_to_eth_duplex(enum nt_link_duplex_e nt_link_duplex); +int string_to_u32(const char *key_str __rte_unused, const char *value_str, void *extra_args); + #endif /* NTOSS_SYSTEM_NT_UTIL_H */