From patchwork Fri Oct 4 15:34:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Serhii Iliushyk X-Patchwork-Id: 145132 X-Patchwork-Delegate: ferruh.yigit@amd.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 08D7D45AAF; Fri, 4 Oct 2024 17:57:41 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id A4B7D42F8D; Fri, 4 Oct 2024 17:52:16 +0200 (CEST) Received: from egress-ip11a.ess.de.barracuda.com (egress-ip11a.ess.de.barracuda.com [18.184.203.234]) by mails.dpdk.org (Postfix) with ESMTP id 9C9A842EC4 for ; Fri, 4 Oct 2024 17:52:13 +0200 (CEST) Received: from EUR03-VI1-obe.outbound.protection.outlook.com (mail-vi1eur03lp2110.outbound.protection.outlook.com [104.47.30.110]) by mx-outbound8-201.eu-central-1a.ess.aws.cudaops.com (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO); Fri, 04 Oct 2024 15:52:02 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Da1tTAQSkF/d9l7Q/lSz4gpexyTgoPGX/ON5ggU013BaMKe0pwgicqATTCxzGsHQEEJpCx80ggr6nrInsDUlRbORQiI5u0ganUa8tDEI+terFJIIDLxW+cwel2ncnCFvOSNl+i6uyHoqHmH/8PNRTuaRlTpmXNeuJ88kdCftzIGr1wU7/n2LPB5hP97cVRw8w3V/K1SbeAkDh+CKJVCYSTMwekavt9lE85r3UMNRgDs/PtOIhMijiHTycVi+wCXk48tVbonfpQI95DR9QBttrOxOSE5Rlqp+FSYU01w1E0+UX1KKuMYC1kRsms5RDMWUFHTDKmnzLTQKHDKmJXR6/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8mOZwTOQjN/VmvqOTyyI3UlmyNYhVLvJ4ZPU2J1XKNo=; b=KQHXoOP9vCtMNp5kbVy9IkFQbEhDfZEL86Lq8dujm7VZ+p+MVEAPQotdi3xkEzUwCBZFGyl5qCe8KTQcSFbbuzpZJb8M+Jmhgvg8E3HvvS8o31opwSuZ56Q53eeOJI5nsJHxk2Zy/TyTm7AgoKC/pU2XAvrfS0WM7UcE3imJnkuQt4iSYN+74Ysi/nHo+Oxp+OQ7gb1O5YywIB5VpJWeGVNd43jSm9U5eMBRN7NQ8lBrapVov9GFXAbGNLcYpa4zLBNEejRjnHDGU7GXq7bmkLPw6MZ3/edoCrOKuqNWstMHciZYsgUFtItMPgtcfzzyWDb17mqUCIcMst5J9peIcQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is 178.72.21.4) smtp.rcpttodomain=dpdk.org smtp.mailfrom=napatech.com; dmarc=fail (p=reject sp=reject pct=100) action=oreject header.from=napatech.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=napatech.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8mOZwTOQjN/VmvqOTyyI3UlmyNYhVLvJ4ZPU2J1XKNo=; b=kLfhJwfRiZOLEkg0ifB+wZHkdy8TUAS5gkI4yNLba3G43IMfseilsjsKh6MfFemsKtsaQhMuRYQHEdUSnh0gWhJ/6tSF08aZqLOiUZO1LcrXZNyIftBqoPnUTkZs4gYMATlqFJyJmBtj9YMIHmQ5PPkmBb0JpgNBanRWoSMFimA= Received: from AM0PR10CA0107.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:208:e6::24) by DB9P190MB1988.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:39b::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18; Fri, 4 Oct 2024 15:36:10 +0000 Received: from AM2PEPF0001C715.eurprd05.prod.outlook.com (2603:10a6:208:e6:cafe::76) by AM0PR10CA0107.outlook.office365.com (2603:10a6:208:e6::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8026.18 via Frontend Transport; Fri, 4 Oct 2024 15:36:10 +0000 X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 178.72.21.4) smtp.mailfrom=napatech.com; dkim=none (message not signed) header.d=none;dmarc=fail action=oreject header.from=napatech.com; Received-SPF: Fail (protection.outlook.com: domain of napatech.com does not designate 178.72.21.4 as permitted sender) receiver=protection.outlook.com; client-ip=178.72.21.4; helo=localhost.localdomain; Received: from localhost.localdomain (178.72.21.4) by AM2PEPF0001C715.mail.protection.outlook.com (10.167.16.185) with Microsoft SMTP Server id 15.20.7918.13 via Frontend Transport; Fri, 4 Oct 2024 15:36:10 +0000 From: Serhii Iliushyk To: dev@dpdk.org Cc: mko-plv@napatech.com, sil-plv@napatech.com, ckm@napatech.com, andrew.rybchenko@oktetlabs.ru, ferruh.yigit@amd.com, Oleksandr Kolomeiets Subject: [PATCH v1 09/31] net/ntnic: add IP fragmenter (IFR) flow module Date: Fri, 4 Oct 2024 17:34:32 +0200 Message-ID: <20241004153551.267935-15-sil-plv@napatech.com> X-Mailer: git-send-email 2.45.0 In-Reply-To: <20241004153551.267935-1-sil-plv@napatech.com> References: <20241004153551.267935-1-sil-plv@napatech.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM2PEPF0001C715:EE_|DB9P190MB1988:EE_ X-MS-Office365-Filtering-Correlation-Id: b38ed326-3f18-4d7e-1927-08dce48a45af X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|36860700013|1800799024|376014; X-Microsoft-Antispam-Message-Info: rBcxtFt03AdP9+y4x82D/rwCXsZhjse878g2pd/HVzfp1Cxjo5DNLCUYvlRBO0I/8tx+mItDHOiPyu1v1jlqz1AjAWNywIs5MVpl2iffarTOIC7JJNx+rHN0xQZ9+Z1acolpFdeHqtEfXciJSvb7TTqBrRr/hGFriyYAwh0gBY2G6s41WUXsNYxUdPRRcqQjqkmgN/29H//PvM5xphAbqbcjcsTiidcPNnPh19X0OdJgskcDNHueoktfHIUF0tzUuBey8iZmddyi02lA8Ec+aBAfTqT+Ds1LAjE1wbXtPlnZOdPjev65n0IGIFc3TQcJSMeirCbhOE/xc2mEZKK+mXCrZ7Qx4zar8NLBRdu7x62LEsDuXjopdKVJHaaJO6NWVeF/0HPUAlVcT5pW1eCMQMy858BiUW+zukj406D3v5rTlj1by5JuR3Ak5HWQzHtTQ7cf0KB8sv68rKnwrejO6WYaPkOJ2qISEvrTcFkF2bFp5AdgSGoWYC3HAo4aEaWLjNzqmDaKV+Xen70RGsljg2xub3GazYgKeg3AjBQPP+FXHfdByV5FgSAV0xLP0Q0I+4/fWpdkRGTzm3ORlG+pUL+RhmrKXzwRS+SLG1qnrLLUFoYgXJyPY5YDNRu4uw5NOWg9OL0slO/BMuN+GPglNBN6/YWE21MN0tBF5xgFFhSCLwvNkzbkaC4jl/rTzh/7QbsbzKOom/7Bm6j7nNnLMtq+1448nQt3+DLuYVN3uJT1v13jbVb9XOrxj4Vi35JacLjll4NrVcSeJsGDZrqLc92WiD+0RkflL+KnsuEtA5GcayEEKM74SyzLwy/8Dz3vQttNZzyIHElxTR6P9VtvFwIAMHIevYjSdT68M128bvEnC9SQxaEXAcaluZZ7UgjDVulrZrjUDnjlNtUW0wsG9fcXeJP0eUCEUQxv2CV91+XYkbajQCvyF68DVL5l6el9T1F+JgDQVcL8n52hSOkVT/9zjirxtspIQTlavQvzz+n1s2an42tSxAA22Mqg9ZVjf9f4P5tqWHxzDcJysIvSmCZGCk+YFgAke6lA0nYMkAqomXV2lSXSHDulm80CtHaEnBs/vFv/H7WoAPF3cGa5dOv9vZCbIpb1a1tR7DLefPNGoVmZBAy3LMO2XsgAStufHQN0Jbrw4pOQ2z+WIsfeULKpUCibaKjFLd+k0TkCHaPQ4tGdtm/BHOZPvQ57SZOuGhBZSbtJ+j1WEusVPL79h649DJMH+CSJe/AW3YIyL3FioEQjHTUhzXtgZgR3dHb1d/5poeIklSStGKe4d3oGSnkJF3HyeMgSxljZ4sq+m1MjjWB4XUKs93dr99hL1Uc6CxgKR4aEguA2G5N/3OieJ7Ip9tX75GMOQSiFXeUHA9wp8bbDoRs/2DJUVlhovOJO X-Forefront-Antispam-Report: CIP:178.72.21.4; CTRY:DK; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:localhost.localdomain; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(82310400026)(36860700013)(1800799024)(376014); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-ExternalHop-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-ExternalHop-MessageData-0: mW688IPyiV4QgRAjTu93Ni7XNMgInJAhdQn9JJ5uZR2NWZLB05H3z+2S0rBEyOA7pWnTci+ga/4s1OQNKo/8skxEhrqia/Awv7Dig6WW+5nA3wrZP1oNVYDg+0fbriG1wx3I0PI7RF8a7IPeWryRPaD+gOh2tAJA+v1CnmK0fm7xRNoUFTbXDfUxNCc9NHE/4pXZKEC+qe2dVfCbXiLgH74LzbLi3YsVbU0np7s3AP/OiHZlRv1oVGrKo80q6I4BUr/KfhCkUSWBSxDEj8kMl2KCCeZmvAeUk69OpcSDJVDyBq1z97Zsg1VWpgVYHygr4o1in6xU/d0BibaH3r5wfdlZR7Dj8bLSGk8mwsmYXcWabXb5uNz15IwBpNb2gHzhGsR5A4hN4zBQqRzhfekNKd8IGGgIwnqnMuy6bP3pI/7G5kZvcnP0MofpmdyrpOGDNBHgEbfYcJuNPHw13pY/l60VmDCVzmK/1d54QnfWyASCDlf2dO6TRAHat3dq1+ehecPeSLVUeqtoMtFOmgYzv2HuRObw0+yVgRyerKn/l36j89fqLLUvuufwL3cAcANbXC5StkXc7jTUCu2xURpwB3mHX5gE9gcjE5L8gat5nuAQiOBY+SZcN6aelwXlLzNqP0/D2QIbme1v+hRJNdDwAg== X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Oct 2024 15:36:10.3615 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b38ed326-3f18-4d7e-1927-08dce48a45af X-MS-Exchange-CrossTenant-Id: c4540d0b-728a-4233-9da5-9ea30c7ec3ed X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=c4540d0b-728a-4233-9da5-9ea30c7ec3ed; Ip=[178.72.21.4]; Helo=[localhost.localdomain] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C715.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9P190MB1988 X-OriginatorOrg: napatech.com X-BESS-ID: 1728057117-302249-12644-33795-2 X-BESS-VER: 2019.1_20240924.1654 X-BESS-Apparent-Source-IP: 104.47.30.110 X-BESS-Parts: H4sIAAAAAAACA4uuVkqtKFGyUioBkjpK+cVKVpZGhuZAVgZQMCnR1CDJwMzCwt zIyCIxOdXM1MDIKMXIwtzU2NLEwtBYqTYWAMTvH9dBAAAA X-BESS-Outbound-Spam-Score: 0.00 X-BESS-Outbound-Spam-Report: Code version 3.2, rules version 3.2.2.259495 [from cloudscan16-215.eu-central-1b.ess.aws.cudaops.com] Rule breakdown below pts rule name description ---- ---------------------- -------------------------------- 0.00 BSF_BESS_OUTBOUND META: BESS Outbound X-BESS-Outbound-Spam-Status: SCORE=0.00 using account:ESS113687 scores of KILL_LEVEL=7.0 tests=BSF_BESS_OUTBOUND X-BESS-BRTS-Status: 1 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Oleksandr Kolomeiets The IP Fragmenter module can fragment outgoing packets based on a programmable MTU. Signed-off-by: Oleksandr Kolomeiets --- drivers/net/ntnic/meson.build | 1 + .../nthw/flow_api/flow_backend/flow_backend.c | 12 ++++ .../ntnic/nthw/flow_filter/flow_nthw_ifr.c | 68 +++++++++++++++++++ .../ntnic/nthw/flow_filter/flow_nthw_ifr.h | 43 ++++++++++++ .../ntnic/nthw/supported/nthw_fpga_mod_defs.h | 1 + .../ntnic/nthw/supported/nthw_fpga_reg_defs.h | 1 + .../nthw/supported/nthw_fpga_reg_defs_ifr.h | 42 ++++++++++++ 7 files changed, 168 insertions(+) create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c create mode 100644 drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h create mode 100644 drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h diff --git a/drivers/net/ntnic/meson.build b/drivers/net/ntnic/meson.build index 317b696d5f..1ca34d8b47 100644 --- a/drivers/net/ntnic/meson.build +++ b/drivers/net/ntnic/meson.build @@ -48,6 +48,7 @@ sources = files( 'nthw/flow_api/flow_filter.c', 'nthw/flow_filter/flow_nthw_cat.c', 'nthw/flow_filter/flow_nthw_flm.c', + 'nthw/flow_filter/flow_nthw_ifr.c', 'nthw/flow_filter/flow_nthw_info.c', 'nthw/flow_filter/flow_nthw_km.c', 'nthw/model/nthw_fpga_model.c', diff --git a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c index 8703a4c712..5d2c09d52a 100644 --- a/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c +++ b/drivers/net/ntnic/nthw/flow_api/flow_backend/flow_backend.c @@ -6,6 +6,7 @@ #include #include "flow_nthw_info.h" +#include "flow_nthw_ifr.h" #include "flow_nthw_cat.h" #include "flow_nthw_km.h" #include "flow_nthw_flm.h" @@ -27,6 +28,7 @@ static struct backend_dev_s { struct cat_nthw *p_cat_nthw; struct km_nthw *p_km_nthw; struct flm_nthw *p_flm_nthw; + struct ifr_nthw *p_ifr_nthw; /* TPE module */ } be_devs[MAX_PHYS_ADAPTERS]; #define CHECK_DEBUG_ON(be, mod, inst) \ @@ -1407,6 +1409,16 @@ const struct flow_api_backend_ops *bin_flow_backend_init(nthw_fpga_t *p_fpga, vo be_devs[physical_adapter_no].p_flm_nthw = NULL; } + /* Init nthw IFR */ + if (ifr_nthw_init(NULL, p_fpga, physical_adapter_no) == 0) { + struct ifr_nthw *ifrnthw = ifr_nthw_new(); + ifr_nthw_init(ifrnthw, p_fpga, physical_adapter_no); + be_devs[physical_adapter_no].p_ifr_nthw = ifrnthw; + + } else { + be_devs[physical_adapter_no].p_ifr_nthw = NULL; + } + be_devs[physical_adapter_no].adapter_no = physical_adapter_no; *dev = (void *)&be_devs[physical_adapter_no]; diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c new file mode 100644 index 0000000000..849c599e32 --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.c @@ -0,0 +1,68 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#include +#include + +#include "ntlog.h" +#include "nthw_drv.h" +#include "nthw_register.h" + +#include "flow_nthw_ifr.h" + +struct ifr_nthw *ifr_nthw_new(void) +{ + struct ifr_nthw *p = malloc(sizeof(struct ifr_nthw)); + + if (p) + (void)memset(p, 0, sizeof(*p)); + + return p; +} + +int ifr_nthw_init(struct ifr_nthw *p, nthw_fpga_t *p_fpga, int n_instance) +{ + const char *const p_adapter_id_str = p_fpga->p_fpga_info->mp_adapter_id_str; + nthw_module_t *p_mod = nthw_fpga_query_module(p_fpga, MOD_IFR, n_instance); + + assert(n_instance >= 0 && n_instance < 256); + + if (p == NULL) + return p_mod == NULL ? -1 : 0; + + if (p_mod == NULL) { + NT_LOG(ERR, NTHW, "%s: Ifr %d: no such instance\n", p_adapter_id_str, n_instance); + return -1; + } + + p->mp_fpga = p_fpga; + p->m_physical_adapter_no = (uint8_t)n_instance; + p->m_ifr = nthw_fpga_query_module(p_fpga, MOD_IFR, n_instance); + + p->mp_rcp_ctrl = nthw_module_get_register(p->m_ifr, IFR_RCP_CTRL); + p->mp_rcp_addr = nthw_register_get_field(p->mp_rcp_ctrl, IFR_RCP_CTRL_ADR); + p->mp_rcp_cnt = nthw_register_get_field(p->mp_rcp_ctrl, IFR_RCP_CTRL_CNT); + + p->mp_rcp_data = nthw_module_get_register(p->m_ifr, IFR_RCP_DATA); + p->mp_rcp_data_ipv4_en = nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV4_EN); + p->mp_rcp_data_ipv6_en = nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV6_EN); + p->mp_rcp_data_mtu = nthw_register_get_field(p->mp_rcp_data, IFR_RCP_DATA_MTU); + p->mp_rcp_data_ipv4_df_drop = + nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV4_DF_DROP); + p->mp_rcp_data_ipv6_drop = + nthw_register_query_field(p->mp_rcp_data, IFR_RCP_DATA_IPV6_DROP); + + p->mp_df_buf_ctrl = nthw_module_get_register(p->m_ifr, IFR_DF_BUF_CTRL); + p->mp_df_buf_ctrl_available = + nthw_register_get_field(p->mp_df_buf_ctrl, IFR_DF_BUF_CTRL_AVAILABLE); + p->mp_df_buf_ctrl_mtu_profile = + nthw_register_get_field(p->mp_df_buf_ctrl, IFR_DF_BUF_CTRL_MTU_PROFILE); + + p->mp_df_buf_data = nthw_module_get_register(p->m_ifr, IFR_DF_BUF_DATA); + p->mp_df_buf_data_fifo_dat = + nthw_register_get_field(p->mp_df_buf_data, IFR_DF_BUF_DATA_FIFO_DAT); + + return 0; +} diff --git a/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h new file mode 100644 index 0000000000..439aafbfbc --- /dev/null +++ b/drivers/net/ntnic/nthw/flow_filter/flow_nthw_ifr.h @@ -0,0 +1,43 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2023 Napatech A/S + */ + +#ifndef __FLOW_NTHW_IFR_H__ +#define __FLOW_NTHW_IFR_H__ + +#include + +#include "nthw_fpga_model.h" + +struct ifr_nthw { + uint8_t m_physical_adapter_no; + nthw_fpga_t *mp_fpga; + + nthw_module_t *m_ifr; + + nthw_register_t *mp_rcp_ctrl; + nthw_field_t *mp_rcp_addr; + nthw_field_t *mp_rcp_cnt; + + nthw_register_t *mp_rcp_data; + nthw_field_t *mp_rcp_data_ipv4_en; + nthw_field_t *mp_rcp_data_ipv6_en; + nthw_field_t *mp_rcp_data_mtu; + nthw_field_t *mp_rcp_data_ipv4_df_drop; + nthw_field_t *mp_rcp_data_ipv6_drop; + + nthw_register_t *mp_df_buf_ctrl; + nthw_field_t *mp_df_buf_ctrl_available; + nthw_field_t *mp_df_buf_ctrl_mtu_profile; + + nthw_register_t *mp_df_buf_data; + nthw_field_t *mp_df_buf_data_fifo_dat; +}; + +struct ifr_nthw *ifr_nthw_new(void); +int ifr_nthw_init(struct ifr_nthw *p, nthw_fpga_t *p_fpga, int n_instance); + +int ifr_nthw_setup(struct ifr_nthw *p, int n_idx, int n_idx_cnt); + +#endif /* __FLOW_NTHW_IFR_H__ */ diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h index 01254f7f5d..6b2b5334da 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_mod_defs.h @@ -21,6 +21,7 @@ #define MOD_GPIO_PHY (0xbbe81659UL) #define MOD_HIF (0x7815363UL) #define MOD_I2CM (0x93bc7780UL) +#define MOD_IFR (0x9b01f1e6UL) #define MOD_IIC (0x7629cddbUL) #define MOD_KM (0xcfbd9dbeUL) #define MOD_MAC_PCS (0x7abe24c7UL) diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h index 0c153e21ed..38b222363e 100644 --- a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs.h @@ -20,6 +20,7 @@ #include "nthw_fpga_reg_defs_gpio_phy.h" #include "nthw_fpga_reg_defs_hif.h" #include "nthw_fpga_reg_defs_i2cm.h" +#include "nthw_fpga_reg_defs_ifr.h" #include "nthw_fpga_reg_defs_iic.h" #include "nthw_fpga_reg_defs_km.h" #include "nthw_fpga_reg_defs_mac_pcs.h" diff --git a/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h new file mode 100644 index 0000000000..5636e94e07 --- /dev/null +++ b/drivers/net/ntnic/nthw/supported/nthw_fpga_reg_defs_ifr.h @@ -0,0 +1,42 @@ +/* + * SPDX-License-Identifier: BSD-3-Clause + * Copyright(c) 2024 Napatech A/S + */ + +/* + * nthw_fpga_reg_defs_ifr.h + * + * Auto-generated file - do *NOT* edit + * + */ + +#ifndef _NTHW_FPGA_REG_DEFS_IFR_ +#define _NTHW_FPGA_REG_DEFS_IFR_ + +/* IFR */ +#define NTHW_MOD_IFR (0x9b01f1e6UL) +#define IFR_COUNTERS_CTRL (0x92ba13e6UL) +#define IFR_COUNTERS_CTRL_ADR (0xecdeeda8UL) +#define IFR_COUNTERS_CTRL_CNT (0xfcd67479UL) +#define IFR_COUNTERS_DATA (0x3d6b91ffUL) +#define IFR_COUNTERS_DATA_DROP (0x3ee57cc0UL) +#define IFR_DF_BUF_CTRL (0xf60805e4UL) +#define IFR_DF_BUF_CTRL_AVAILABLE (0x158f09c3UL) +#define IFR_DF_BUF_CTRL_MTU_PROFILE (0x7cb4bc5aUL) +#define IFR_DF_BUF_DATA (0x59d987fdUL) +#define IFR_DF_BUF_DATA_FIFO_DAT (0xdbfdf650UL) +#define IFR_RCP_CTRL (0xc6dfc47eUL) +#define IFR_RCP_CTRL_ADR (0x68600d59UL) +#define IFR_RCP_CTRL_CNT (0x78689488UL) +#define IFR_RCP_DATA (0x690e4667UL) +#define IFR_RCP_DATA_IPV4_DF_DROP (0xbfd1ca18UL) +#define IFR_RCP_DATA_IPV4_EN (0xb48ee13aUL) +#define IFR_RCP_DATA_IPV6_DROP (0x4fbf34a2UL) +#define IFR_RCP_DATA_IPV6_EN (0x1e8729b1UL) +#define IFR_RCP_DATA_MTU (0xa436ee13UL) + +#endif /* _NTHW_FPGA_REG_DEFS_IFR_ */ + +/* + * Auto-generated file - do *NOT* edit + */