From patchwork Thu Feb 10 16:29:14 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suanming Mou X-Patchwork-Id: 107289 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E5CB5A00BE; Thu, 10 Feb 2022 17:30:22 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id C7500411CB; Thu, 10 Feb 2022 17:30:00 +0100 (CET) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2086.outbound.protection.outlook.com [40.107.236.86]) by mails.dpdk.org (Postfix) with ESMTP id 00166411B2 for ; Thu, 10 Feb 2022 17:29:58 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LguHthCZFPN2PqFoKwt2Df6F5PzvdLc6lAiuWiwu+muDO029jupxB7WAi5psDz1SFMKHB3aTcUtABLnLpNYMTXxJoY9STd7gUgDAyXkJvHonrZGUbtpjih+qN1P78+r9hE6YkJ9/M7/vEgjbPFNEi0lrZ49kIZuYWr1TfVLZVYr+Isdm95VIoplSzd14u5VhNzYmAXrmRY7vnz9x04dS7ayIKjk0ZPyy1AhFqLmflhiFWq8eWpK+YJYjGNcCldO+FL1Puwh6wB/v/i1JRCDIODeZ5Sehs5qYB39AqRGu+9YOSjoxb7ibSeoTSNuG+YKW0sgHN9eCEboaWNROH7ajPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ook2mlTIqe6QnhJfAb5lczTSCBocWmWczbB3G9HsyKA=; b=m3oFUEc+y3P6f6pZPymj7CBT/ke8UQNAJFaWIs1YK+nMrUC10ZuhbMkQl9kC7hOPfas0kj9nUcu8CscUnWt6L4/nEiUrUEkz4e17QdO4EY57/bW4f7cB3j9UXE41y0hoQPejI0sx7NvVXJazj7reimZwEfs30wp6Di6PiMESaOO1BVPVwVU8zEopamYb48w2pDA2tyah5TFFhtty/BtXxey/6wOHhNYsPG8aHRJsbtnD0GpSG+wK9tgE+JEoYRU5GAuvTWCJZzB0yQo5YN5ftEJyN06+1uDl07YX+vvxc/Vr9q5qcttxjthuqxb1lwOlWu8vHWkiXunjnQwI3Cppbg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 12.22.5.234) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ook2mlTIqe6QnhJfAb5lczTSCBocWmWczbB3G9HsyKA=; b=GGAOa/9n4mFlqcEny4UmD7k3Z0nZN3GQgYI6+8o+5/QPEiJV8SDD7cEDUSmgu92fV/3oWvaGRDNsyrMe8Cx3oeeEZ9BsyxSeNrXktaMHS8YT5TziL84EV3aoc5QgYeiXRQ6NYHg4mz7PdVcnbDvZuAxyJ/eZC2RjbDw3zqKmLPPt8pXnWVcu4FkY7m56d9uAW1oRFKWdLFAKa02E9/pUzfJDxbb3hDTkI0oZM2DS3RLKWuMopJjOYK2b5v45TGNwI4IdqokGPml1qt3J8p+cn+c69+5g1QzMm4WCiGi9SZrbJCQexG6btozmB6Ge/HzmCn6LMeYV6e9MQuDBq7RAJg== Received: from MWHPR22CA0024.namprd22.prod.outlook.com (2603:10b6:300:ef::34) by BYAPR12MB3509.namprd12.prod.outlook.com (2603:10b6:a03:13b::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4951.17; Thu, 10 Feb 2022 16:29:56 +0000 Received: from CO1NAM11FT058.eop-nam11.prod.protection.outlook.com (2603:10b6:300:ef:cafe::e1) by MWHPR22CA0024.outlook.office365.com (2603:10b6:300:ef::34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4975.11 via Frontend Transport; Thu, 10 Feb 2022 16:29:56 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 12.22.5.234) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 12.22.5.234 as permitted sender) receiver=protection.outlook.com; client-ip=12.22.5.234; helo=mail.nvidia.com; Received: from mail.nvidia.com (12.22.5.234) by CO1NAM11FT058.mail.protection.outlook.com (10.13.174.164) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4975.11 via Frontend Transport; Thu, 10 Feb 2022 16:29:55 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL101.nvidia.com (10.27.9.10) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Thu, 10 Feb 2022 16:29:47 +0000 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9; Thu, 10 Feb 2022 08:29:46 -0800 From: Suanming Mou To: , CC: , , Subject: [PATCH 01/13] net/mlx5: introduce hardware steering operation Date: Thu, 10 Feb 2022 18:29:14 +0200 Message-ID: <20220210162926.20436-2-suanmingm@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20220210162926.20436-1-suanmingm@nvidia.com> References: <20220210162926.20436-1-suanmingm@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5d8d63a5-19b0-460f-f95e-08d9ecb292a5 X-MS-TrafficTypeDiagnostic: BYAPR12MB3509:EE_ X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:372; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: kUyZ3cnJG3e7HDwDHmrE4ksfYfMJLSKxIHq46bGXr73kJKB8i6CS8PiGjNfbVaTkOoXETua3J8Vv26f6Im6sLdViFfKWaIk6U9gqeiXd3bIz775l9LKvTQxD/hcvjMTvPNT9FQbmsofHn4Y2yTp6AITOTb/iTINUiRiuX1uPtH5ZsdAGUjHQfSVg26MGXhJofAJE3uiIIwtnqm7USO/yQAP0boJ7VpX1OWlB+RFrQ6zjMltqN0/v5mQOAprPgzXBD5eBiSx1lP3tim8NI7Uyj2h3fPhhDmq0yA1tUbHvxWofVE7cJS5Cys3EzFBU48T3dRgcsNrXfAKnS5F8I7wNFJ7mZ8KStEwMCnkfUvDRXVKBvqZOHLE+ZresN5ps51xi4eYX+NLNDZKf5YuWb/DD9u9VnKVbOOXCo/qdeiO1Lut0wvbFqYW9XyCCQgeTSdUZCfGZ6VF9GnLaPVjP+f6l09oouZEwIame1gJcCxs/f5AmV77w4K2gGzfZ4SlcksSU4b/h7BUEeex09oo9Am6Gibs6hn6WLbadcZGKLrWYFiFr/phEr935EQcP+/Dt4mXsnAH3H16wjdkoLyyWXSV0EJXwJaMbTpyv5g9JDWFwbCA3EUShS96ghuf5mGSDiMItCjObK368nqNLU/+VKrtpm5FVRwvmylfXgX6M5wDfddjnncFxYWEp9tj0ICP5V22HguiCyq5eQuqRJpRnyKSXXQ== X-Forefront-Antispam-Report: CIP:12.22.5.234; CTRY:US; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE; SFS:(13230001)(4636009)(36840700001)(40470700004)(46966006)(4326008)(7696005)(36860700001)(26005)(110136005)(47076005)(16526019)(508600001)(5660300002)(55016003)(70206006)(426003)(54906003)(336012)(6636002)(70586007)(186003)(8936002)(6286002)(2616005)(40460700003)(36756003)(6666004)(356005)(81166007)(1076003)(8676002)(82310400004)(2906002)(316002)(86362001)(36900700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Feb 2022 16:29:55.7383 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5d8d63a5-19b0-460f-f95e-08d9ecb292a5 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.234]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT058.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR12MB3509 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org A new hardware based steering operation is going to be introduced for high insertion rate. This commit adds the basic driver operation. Signed-off-by: Suanming Mou --- drivers/net/mlx5/linux/mlx5_flow_os.h | 1 + drivers/net/mlx5/meson.build | 1 + drivers/net/mlx5/mlx5_flow.c | 1 + drivers/net/mlx5/mlx5_flow.h | 1 + drivers/net/mlx5/mlx5_flow_hw.c | 13 +++++++++++++ 5 files changed, 17 insertions(+) create mode 100644 drivers/net/mlx5/mlx5_flow_hw.c diff --git a/drivers/net/mlx5/linux/mlx5_flow_os.h b/drivers/net/mlx5/linux/mlx5_flow_os.h index 1926d26410..e28a9e0436 100644 --- a/drivers/net/mlx5/linux/mlx5_flow_os.h +++ b/drivers/net/mlx5/linux/mlx5_flow_os.h @@ -9,6 +9,7 @@ #ifdef HAVE_IBV_FLOW_DV_SUPPORT extern const struct mlx5_flow_driver_ops mlx5_flow_dv_drv_ops; +extern const struct mlx5_flow_driver_ops mlx5_flow_hw_drv_ops; #endif /** diff --git a/drivers/net/mlx5/meson.build b/drivers/net/mlx5/meson.build index 7d12dccdd4..edd4f126b3 100644 --- a/drivers/net/mlx5/meson.build +++ b/drivers/net/mlx5/meson.build @@ -16,6 +16,7 @@ sources = files( 'mlx5_flow.c', 'mlx5_flow_meter.c', 'mlx5_flow_dv.c', + 'mlx5_flow_hw.c', 'mlx5_flow_aso.c', 'mlx5_flow_flex.c', 'mlx5_mac.c', diff --git a/drivers/net/mlx5/mlx5_flow.c b/drivers/net/mlx5/mlx5_flow.c index d7cb1eb89b..21d17aca44 100644 --- a/drivers/net/mlx5/mlx5_flow.c +++ b/drivers/net/mlx5/mlx5_flow.c @@ -76,6 +76,7 @@ const struct mlx5_flow_driver_ops *flow_drv_ops[] = { [MLX5_FLOW_TYPE_MIN] = &mlx5_flow_null_drv_ops, #if defined(HAVE_IBV_FLOW_DV_SUPPORT) || !defined(HAVE_INFINIBAND_VERBS_H) [MLX5_FLOW_TYPE_DV] = &mlx5_flow_dv_drv_ops, + [MLX5_FLOW_TYPE_HW] = &mlx5_flow_hw_drv_ops, #endif [MLX5_FLOW_TYPE_VERBS] = &mlx5_flow_verbs_drv_ops, [MLX5_FLOW_TYPE_MAX] = &mlx5_flow_null_drv_ops diff --git a/drivers/net/mlx5/mlx5_flow.h b/drivers/net/mlx5/mlx5_flow.h index 7fec79afb3..26f5d97a7d 100644 --- a/drivers/net/mlx5/mlx5_flow.h +++ b/drivers/net/mlx5/mlx5_flow.h @@ -452,6 +452,7 @@ enum mlx5_flow_drv_type { MLX5_FLOW_TYPE_MIN, MLX5_FLOW_TYPE_DV, MLX5_FLOW_TYPE_VERBS, + MLX5_FLOW_TYPE_HW, MLX5_FLOW_TYPE_MAX, }; diff --git a/drivers/net/mlx5/mlx5_flow_hw.c b/drivers/net/mlx5/mlx5_flow_hw.c new file mode 100644 index 0000000000..33875c7d08 --- /dev/null +++ b/drivers/net/mlx5/mlx5_flow_hw.c @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2020 Mellanox Technologies, Ltd + */ + +#include + +#include "mlx5_flow.h" + +#ifdef HAVE_IBV_FLOW_DV_SUPPORT + +const struct mlx5_flow_driver_ops mlx5_flow_hw_drv_ops; + +#endif