From patchwork Wed Jun 30 12:45:50 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Suanming Mou X-Patchwork-Id: 95057 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 2C2AEA0A0F; Wed, 30 Jun 2021 14:46:53 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 408FD41279; Wed, 30 Jun 2021 14:46:46 +0200 (CEST) Received: from NAM02-SN1-obe.outbound.protection.outlook.com (mail-sn1anam02on2059.outbound.protection.outlook.com [40.107.96.59]) by mails.dpdk.org (Postfix) with ESMTP id 23A3140141 for ; Wed, 30 Jun 2021 14:46:43 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=mxVKSsNWgRyQedf5gDFt8mVmuE2A9o0BXOwR8ty6EsnQkZkSVH8GUnXZudg3texIWlKrxMSgUH4OVAi7KXmrG+VVvpOKqU9CHolD/KKRsaVtOuytfvLAg5XawgDGGK3uccaQIBk8BEnR3gYf964I1V5ZOeIQsSLkfwCHR1Hh9cbq6u01HbPLMgBRS4N0YCisqu7NRR2BRIKJ2NkHjclxuqsQpUievcV0Zx6draPNFM4FLlpcOy/O8SlzGQtNPX5GeA44G2WPiADQZmJw5nzeOntQLUfnBMCRoh6QJyNZ8DOQicJCrn/L24Z2mX6KCEynN4EsNdR5JtfJQ37MD5pPZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R2pm1BG6aGpNvKPymC8cAhTBiJOaRwwMoTMoPkGsTDU=; b=eba9triJ2c+9z95/A1PSfp5V1zlST1kwLw6siPMoHsjRx7w1DgrLaeLgANZKHAGKrlg4+nFserBnfWqfORZGg+XalhCm9MyE/HFQ5sWoLD+aZP31Xd11S7KhYPSAdRHKK3WKOTvl8CDiLI5OgmO88f9ZlNn0AByt7ol5CxVrzZk2adRZrd6mNaV5uQyRHDNaSesS8Q/pjj3s1qPuuy26ldIy25dvofAQlLqKiIqHURrbUpPQCBHXjkurVW0RUIkN9dBEqCeo7BMQj5PrntZJa88mIJ+q1zMPcLObND/wU8JwTywNZJL4t0iLrBMkAMP/KhSwlUcYsDaDMN92eP4DwQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R2pm1BG6aGpNvKPymC8cAhTBiJOaRwwMoTMoPkGsTDU=; b=D7Ke6UOFfp9WSZ1x6nD9dI/zSzU5ESuADO5Qp/UKUa4hkQE2Pd5hvhhMOn22mWYJupiZlyK19hjTKALRBZ+YMWhHCFv+/AZLK5v8SeNvW2xVMX/Jw8lWmIs3pqPqjU/wcqfmoPvVn0l1mpGJh892i7QPledt2+zRLy6+NJ/mZaMQ20sBBZ+X7HMWe/wyFV+ne7Wa+heU2T05fYxASEaJKzBeKBIokb2w1sUawOi5W921moGByr4XqYiDP2mUerCC2w1her+erIos0o6kJtkjpHpW4V2QwUfa/w232VfXk5+E3fBg+zGSNg/Ma/NXetPdpOLsVKo0IDm/50NRlxm13A== Received: from BN6PR20CA0068.namprd20.prod.outlook.com (2603:10b6:404:151::30) by DM6PR12MB3244.namprd12.prod.outlook.com (2603:10b6:5:18c::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4264.23; Wed, 30 Jun 2021 12:46:41 +0000 Received: from BN8NAM11FT042.eop-nam11.prod.protection.outlook.com (2603:10b6:404:151:cafe::f) by BN6PR20CA0068.outlook.office365.com (2603:10b6:404:151::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.22 via Frontend Transport; Wed, 30 Jun 2021 12:46:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT042.mail.protection.outlook.com (10.13.177.85) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4287.22 via Frontend Transport; Wed, 30 Jun 2021 12:46:40 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Jun 2021 12:46:30 +0000 From: Suanming Mou To: , CC: , , Date: Wed, 30 Jun 2021 15:45:50 +0300 Message-ID: <20210630124609.8711-4-suanmingm@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20210630124609.8711-1-suanmingm@nvidia.com> References: <20210527093403.1153127-1-suanmingm@nvidia.com> <20210630124609.8711-1-suanmingm@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b0b86662-d09c-4ec6-3226-08d93bc51bc8 X-MS-TrafficTypeDiagnostic: DM6PR12MB3244: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:156; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: V/G7yWR2k21CeOzu7UEbBkQbMzyC7k8VT17vKT9GcFEM9AUfepG85skZLCNuLluAKewrLdzsOQEqsJlBgpZA1U2fosccT5yqimLAISZ6Ukr0Juu4DiBhIP6hrftOfApRm740rUoXl/j5Bt3G4E5xrKipqkP4SuktetOUa/87MR49Psc9hcD6W6cp3r87Nk+u2r0BuDC0o6vMbCLCKhEsxgk3RSGALx1Kg1SZ+rQFUZQDTGOR8Nzzu0nhFjyPGYv4VbCJOn8EUtVIq2dSqvlLABC7CL0fd75nNa+wkpBWPIETH1UjioCuefIkuzcCZ/LGV2d3JZP1DmL31AApilTZxAXClt7Sg6iH4aoKlIUXJzi8MDENTm79Q1ZBohvFXMmjqfDdiQOvquv7yy14Q729ehM7ZHotgxJMHnAexCgkufM0Wk2hpvDseFhoBaXjBQRP932cyjjfML4zH4PWYDj+yVOPnrIcD8LpI4UNxpepe5S6xu86/t69oyebEh/5LLXOQ8xJ1WibwbZXOOQOES/WCe+tMSkVme+rAVLyogYpQKdJ4lEeEXRNPejMFTjM3NGCoU82RblOJdRTvT9sAEjT3IaUtL85FogwXcK/fzptBUAakkkLXzv6M7/O/QyRv6kVon0GCM6AXLHK08VWV8r4ltOx5NPSE8U0MZOxyRfdIWkWZoPgP+4ab3oy2+mTZf4POz1ZECa5GGZNXkhXaiIrYA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(376002)(136003)(39860400002)(346002)(396003)(46966006)(36840700001)(70586007)(70206006)(5660300002)(6636002)(336012)(7696005)(86362001)(2906002)(36756003)(36860700001)(186003)(83380400001)(16526019)(55016002)(82310400003)(47076005)(82740400003)(2616005)(110136005)(54906003)(6666004)(1076003)(8936002)(7636003)(426003)(26005)(478600001)(316002)(4326008)(8676002)(6286002)(356005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jun 2021 12:46:40.8667 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b0b86662-d09c-4ec6-3226-08d93bc51bc8 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT042.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB3244 Subject: [dpdk-dev] [PATCH v2 03/22] net/mlx5: add index pool foreach define X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" In some cases, application may want to know all the allocated index in order to apply some operations to the allocated index. This commit adds the indexed pool functions to support foreach operation. Signed-off-by: Suanming Mou Acked-by: Matan Azrad --- drivers/net/mlx5/mlx5_utils.c | 86 +++++++++++++++++++++++++++++++++++ drivers/net/mlx5/mlx5_utils.h | 8 ++++ 2 files changed, 94 insertions(+) diff --git a/drivers/net/mlx5/mlx5_utils.c b/drivers/net/mlx5/mlx5_utils.c index 215024632d..0ed279e162 100644 --- a/drivers/net/mlx5/mlx5_utils.c +++ b/drivers/net/mlx5/mlx5_utils.c @@ -839,6 +839,92 @@ mlx5_ipool_destroy(struct mlx5_indexed_pool *pool) return 0; } +void +mlx5_ipool_flush_cache(struct mlx5_indexed_pool *pool) +{ + uint32_t i, j; + struct mlx5_indexed_cache *gc; + struct rte_bitmap *ibmp; + uint32_t bmp_num, mem_size; + + if (!pool->cfg.per_core_cache) + return; + gc = pool->gc; + if (!gc) + return; + /* Reset bmp. */ + bmp_num = mlx5_trunk_idx_offset_get(pool, gc->n_trunk_valid); + mem_size = rte_bitmap_get_memory_footprint(bmp_num); + pool->bmp_mem = pool->cfg.malloc(MLX5_MEM_ZERO, mem_size, + RTE_CACHE_LINE_SIZE, rte_socket_id()); + if (!pool->bmp_mem) { + DRV_LOG(ERR, "Ipool bitmap mem allocate failed.\n"); + return; + } + ibmp = rte_bitmap_init_with_all_set(bmp_num, pool->bmp_mem, mem_size); + if (!ibmp) { + pool->cfg.free(pool->bmp_mem); + pool->bmp_mem = NULL; + DRV_LOG(ERR, "Ipool bitmap create failed.\n"); + return; + } + pool->ibmp = ibmp; + /* Clear global cache. */ + for (i = 0; i < gc->len; i++) + rte_bitmap_clear(ibmp, gc->idx[i] - 1); + /* Clear core cache. */ + for (i = 0; i < RTE_MAX_LCORE; i++) { + struct mlx5_ipool_per_lcore *ilc = pool->cache[i]; + + if (!ilc) + continue; + for (j = 0; j < ilc->len; j++) + rte_bitmap_clear(ibmp, ilc->idx[j] - 1); + } +} + +static void * +mlx5_ipool_get_next_cache(struct mlx5_indexed_pool *pool, uint32_t *pos) +{ + struct rte_bitmap *ibmp; + uint64_t slab = 0; + uint32_t iidx = *pos; + + ibmp = pool->ibmp; + if (!ibmp || !rte_bitmap_scan(ibmp, &iidx, &slab)) { + if (pool->bmp_mem) { + pool->cfg.free(pool->bmp_mem); + pool->bmp_mem = NULL; + pool->ibmp = NULL; + } + return NULL; + } + iidx += __builtin_ctzll(slab); + rte_bitmap_clear(ibmp, iidx); + iidx++; + *pos = iidx; + return mlx5_ipool_get_cache(pool, iidx); +} + +void * +mlx5_ipool_get_next(struct mlx5_indexed_pool *pool, uint32_t *pos) +{ + uint32_t idx = *pos; + void *entry; + + if (pool->cfg.per_core_cache) + return mlx5_ipool_get_next_cache(pool, pos); + while (idx <= mlx5_trunk_idx_offset_get(pool, pool->n_trunk)) { + entry = mlx5_ipool_get(pool, idx); + if (entry) { + *pos = idx; + return entry; + } + idx++; + } + return NULL; +} + void mlx5_ipool_dump(struct mlx5_indexed_pool *pool) { diff --git a/drivers/net/mlx5/mlx5_utils.h b/drivers/net/mlx5/mlx5_utils.h index 0469062695..737dd7052d 100644 --- a/drivers/net/mlx5/mlx5_utils.h +++ b/drivers/net/mlx5/mlx5_utils.h @@ -261,6 +261,9 @@ struct mlx5_indexed_pool { /* Global cache. */ struct mlx5_ipool_per_lcore *cache[RTE_MAX_LCORE]; /* Local cache. */ + struct rte_bitmap *ibmp; + void *bmp_mem; + /* Allocate objects bitmap. Use during flush. */ }; }; #ifdef POOL_DEBUG @@ -862,4 +865,9 @@ struct { \ (entry); \ idx++, (entry) = mlx5_l3t_get_next((tbl), &idx)) +#define MLX5_IPOOL_FOREACH(ipool, idx, entry) \ + for ((idx) = 0, mlx5_ipool_flush_cache((ipool)), \ + (entry) = mlx5_ipool_get_next((ipool), &idx); \ + (entry); idx++, (entry) = mlx5_ipool_get_next((ipool), &idx)) + #endif /* RTE_PMD_MLX5_UTILS_H_ */