From patchwork Tue Mar 26 13:21:19 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pavan Nikhilesh Bhagavatula X-Patchwork-Id: 51720 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@dpdk.org Delivered-To: patchwork@dpdk.org Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 3463D5688; Tue, 26 Mar 2019 14:21:39 +0100 (CET) Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by dpdk.org (Postfix) with ESMTP id B962A4F94 for ; Tue, 26 Mar 2019 14:21:37 +0100 (CET) Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id x2QDKcdd020843; Tue, 26 Mar 2019 06:21:36 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : references : in-reply-to : content-type : content-transfer-encoding : mime-version; s=pfpt0818; bh=dHNYMAl49mk44tZQgfhVH6h1W+KKTtVfEWHgKMuKOvo=; b=Z7+mHZlLQphYnxGGiHBhJOj/dwtvrltJbN042i2vac+tT2LANpUv6CHFlr3G6IO4AUdQ TBcaAOEyBxl/VG19iWmas8MLm8zAQB+3L7VKgUgMiiYM8ofePZdCVo82pCfESaWJpuXs I4liB0OlyBlgY0pFbtrP2YgtBioVzAUdm1jmEuPyoOYwFkw+tylEhAAuoHlu+NgYHw6+ NXwZlvgIsD/MKYc+RWOH0vCELxd990Q4/QPpAWQkcEYjvDC2IsNwfnz/ckMK0H7L2ie5 zeVSkkYuFi+XqYJq6ksKFQHfNv1oGxwM7czBxG5rqq2VEEAYufTq+vfgIfJBg9bmhbL8 vQ== Received: from sc-exch02.marvell.com ([199.233.58.182]) by mx0a-0016f401.pphosted.com with ESMTP id 2rfhk90k5s-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Tue, 26 Mar 2019 06:21:36 -0700 Received: from SC-EXCH01.marvell.com (10.93.176.81) by SC-EXCH02.marvell.com (10.93.176.82) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Tue, 26 Mar 2019 06:21:25 -0700 Received: from NAM04-CO1-obe.outbound.protection.outlook.com (104.47.45.51) by SC-EXCH01.marvell.com (10.93.176.81) with Microsoft SMTP Server (TLS) id 15.0.1367.3 via Frontend Transport; Tue, 26 Mar 2019 06:21:25 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.onmicrosoft.com; s=selector1-marvell-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dHNYMAl49mk44tZQgfhVH6h1W+KKTtVfEWHgKMuKOvo=; b=RZ5XPvj/8SsWsxfwk/na+eVck4gM8Un/mxFh8nuouxUaMXBJA1OhmLGqggUjDQLBDQztiXmYHGfrihpyqpxnzt6ld4k0gXg3W3XojgSyiWWIVQdAskxrNeX7clM8TP5zsw9iCpNSf9IQt5EQcdGpZt2dKhkanHmEiddyU9Y1efQ= Received: from CY4PR1801MB1863.namprd18.prod.outlook.com (10.171.255.14) by CY4PR1801MB1941.namprd18.prod.outlook.com (10.171.255.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1750.15; Tue, 26 Mar 2019 13:21:20 +0000 Received: from CY4PR1801MB1863.namprd18.prod.outlook.com ([fe80::286d:5e93:974e:8bfa]) by CY4PR1801MB1863.namprd18.prod.outlook.com ([fe80::286d:5e93:974e:8bfa%2]) with mapi id 15.20.1750.014; Tue, 26 Mar 2019 13:21:20 +0000 From: Pavan Nikhilesh Bhagavatula To: Jerin Jacob Kollanukkaran , "thomas@monjalon.net" CC: "dev@dpdk.org" , Pavan Nikhilesh Bhagavatula Thread-Topic: [dpdk-dev] [PATCH v2] eal: make max interrupt vectors configurable Thread-Index: AQHU49bMVLdCrm+YCk6ljq8oJfCYqQ== Date: Tue, 26 Mar 2019 13:21:19 +0000 Message-ID: <20190326132054.19176-1-pbhagavatula@marvell.com> References: <20190326125327.5264-1-pbhagavatula@marvell.com> In-Reply-To: <20190326125327.5264-1-pbhagavatula@marvell.com> Accept-Language: en-IN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: SG2PR01CA0165.apcprd01.prod.exchangelabs.com (2603:1096:4:28::21) To CY4PR1801MB1863.namprd18.prod.outlook.com (2603:10b6:910:7a::14) x-ms-exchange-messagesentrepresentingtype: 1 x-mailer: git-send-email 2.21.0 x-originating-ip: [183.82.23.126] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: f7c23864-8ba7-461e-12f8-08d6b1edeed8 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600127)(711020)(4605104)(2017052603328)(7153060)(7193020); SRVR:CY4PR1801MB1941; x-ms-traffictypediagnostic: CY4PR1801MB1941: x-microsoft-antispam-prvs: x-forefront-prvs: 09888BC01D x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(136003)(366004)(346002)(39860400002)(376002)(396003)(189003)(199004)(105586002)(186003)(106356001)(36756003)(86362001)(486006)(476003)(305945005)(7736002)(6436002)(2906002)(14444005)(256004)(1076003)(14454004)(107886003)(478600001)(4326008)(2616005)(11346002)(446003)(71200400001)(71190400001)(97736004)(66066001)(78486014)(99286004)(8936002)(50226002)(6512007)(52116002)(316002)(68736007)(102836004)(2501003)(110136005)(76176011)(81156014)(81166006)(6506007)(386003)(8676002)(53936002)(54906003)(26005)(3846002)(5660300002)(6486002)(6116002)(25786009); DIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR1801MB1941; H:CY4PR1801MB1863.namprd18.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; received-spf: None (protection.outlook.com: marvell.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: eKOt0XpejwhfZwgUubf0+qKcMfA9YJg95KfgRre/fO5yiPvHKes0kT/otx8+cxLDOt/WLxQoGUItit8JbaSeLxzA2qs27qvFivgv6zkt7hFtsXGAeIHTBHIXW7Lsan2T5qLm63REJHNinNWJ14fW9228HRN7LMRu4qcFp1aYABgs30HhhG6/a8EL9HW/atA9i2bsEFjw+vB4jVSrCwyIRHCFPDpitkCZQXwBOTJErXlgQzHbcOVKLnJNZeBictb01tHomUPQyEKR6NpiM4i4MXPGOXazg9avl8jz2W5exXLqXVdovNkOtK4rnvSJbupbOYG8KFfLQGaevMFtsQSFDxX/oXueZht4FKf74iV2MNoXt0aAewu/Dm103Gj1gFw1woZ3GaPs5mr5LxnQXIOktF8JOpLaxE56bROk/bMDMsY= MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: f7c23864-8ba7-461e-12f8-08d6b1edeed8 X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Mar 2019 13:21:19.8351 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 70e1fb47-1155-421d-87fc-2e58f638b6e0 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR1801MB1941 X-OriginatorOrg: marvell.com X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, , definitions=2019-03-26_10:, , signatures=0 Subject: [dpdk-dev] [PATCH v2] eal: make max interrupt vectors configurable X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Pavan Nikhilesh Make max interrupt vectors configurable so that platforms can choose interrupt vector limit. Signed-off-by: Pavan Nikhilesh --- v2 Changes: - Add defaults for meson build. (Jerin Jacob) config/common_base | 1 + config/meson.build | 1 + lib/librte_eal/common/include/rte_eal_interrupts.h | 2 +- 3 files changed, 3 insertions(+), 1 deletion(-) - 2.20.1 diff --git a/config/common_base b/config/common_base index 0b09a9348..e84f8a233 100644 --- a/config/common_base +++ b/config/common_base @@ -68,6 +68,7 @@ CONFIG_RTE_MAX_LCORE=128 CONFIG_RTE_MAX_NUMA_NODES=8 CONFIG_RTE_MAX_HEAPS=32 CONFIG_RTE_MAX_MEMSEG_LISTS=64 +CONFIG_RTE_MAX_INTERRUPT_VECTORS=32 # each memseg list will be limited to either RTE_MAX_MEMSEG_PER_LIST pages # or RTE_MAX_MEM_MB_PER_LIST megabytes worth of memory, whichever is smaller CONFIG_RTE_MAX_MEMSEG_PER_LIST=8192 diff --git a/config/meson.build b/config/meson.build index 0419607d3..68bb74e20 100644 --- a/config/meson.build +++ b/config/meson.build @@ -112,6 +112,7 @@ dpdk_conf.set('RTE_EAL_ALLOW_INV_SOCKET_ID', get_option('allow_invalid_socket_id dpdk_conf.set('RTE_MAX_VFIO_GROUPS', 64) dpdk_conf.set('RTE_DRIVER_MEMPOOL_BUCKET_SIZE_KB', 64) dpdk_conf.set('RTE_LIBRTE_DPAA2_USE_PHYS_IOVA', true) +dpdk_conf.set('RTE_MAX_INTERRUPT_VECTORS', 32) compile_time_cpuflags = [] diff --git a/lib/librte_eal/common/include/rte_eal_interrupts.h b/lib/librte_eal/common/include/rte_eal_interrupts.h index 9d302f412..19e44019f 100644 --- a/lib/librte_eal/common/include/rte_eal_interrupts.h +++ b/lib/librte_eal/common/include/rte_eal_interrupts.h @@ -17,7 +17,7 @@ #ifndef _RTE_EAL_INTERRUPTS_H_ #define _RTE_EAL_INTERRUPTS_H_ -#define RTE_MAX_RXTX_INTR_VEC_ID 32 +#define RTE_MAX_RXTX_INTR_VEC_ID RTE_MAX_INTERRUPT_VECTORS #define RTE_INTR_VEC_ZERO_OFFSET 0 #define RTE_INTR_VEC_RXTX_OFFSET 1