From patchwork Sat May 27 10:25:01 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shreyansh Jain X-Patchwork-Id: 24755 Return-Path: X-Original-To: patchwork@dpdk.org Delivered-To: patchwork@dpdk.org Received: from [92.243.14.124] (localhost [IPv6:::1]) by dpdk.org (Postfix) with ESMTP id 763835A6A; Sat, 27 May 2017 12:18:04 +0200 (CEST) Received: from NAM01-BY2-obe.outbound.protection.outlook.com (mail-by2nam01on0087.outbound.protection.outlook.com [104.47.34.87]) by dpdk.org (Postfix) with ESMTP id CC1204CE4 for ; Sat, 27 May 2017 12:17:58 +0200 (CEST) Received: from DM2PR03CA0010.namprd03.prod.outlook.com (2a01:111:e400:2428::20) by BL2PR03MB164.namprd03.prod.outlook.com (2a01:111:e400:c0d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1124.9; Sat, 27 May 2017 10:17:56 +0000 Received: from BN1BFFO11FD038.protection.gbl (2a01:111:f400:7c10::1:107) by DM2PR03CA0010.outlook.office365.com (2a01:111:e400:2428::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1124.9 via Frontend Transport; Sat, 27 May 2017 10:17:56 +0000 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com; Received-SPF: Fail (protection.outlook.com: domain of nxp.com does not designate 192.88.158.2 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.158.2; helo=az84smr01.freescale.net; Received: from az84smr01.freescale.net (192.88.158.2) by BN1BFFO11FD038.mail.protection.outlook.com (10.58.144.101) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1075.5 via Frontend Transport; Sat, 27 May 2017 10:17:56 +0000 Received: from Tophie.ap.freescale.net ([10.232.14.39]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id v4RAHYtp029968; Sat, 27 May 2017 03:17:53 -0700 From: Shreyansh Jain To: CC: , Date: Sat, 27 May 2017 15:55:01 +0530 Message-ID: <1495880735-1651-6-git-send-email-shreyansh.jain@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1495880735-1651-1-git-send-email-shreyansh.jain@nxp.com> References: <1495880735-1651-1-git-send-email-shreyansh.jain@nxp.com> X-EOPAttributedMessage: 0 X-Matching-Connectors: 131403538763505129; (91ab9b29-cfa4-454e-5278-08d120cd25b8); () X-Forefront-Antispam-Report: CIP:192.88.158.2; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(979002)(6009001)(336005)(39840400002)(39450400003)(39400400002)(39850400002)(39410400002)(39860400002)(39380400002)(2980300002)(1110001)(1109001)(339900001)(199003)(189002)(9170700003)(498600001)(54906002)(50466002)(48376002)(53936002)(8656002)(106466001)(105606002)(2351001)(33646002)(4326008)(86362001)(575784001)(104016004)(50986999)(76176999)(38730400002)(110136004)(2906002)(305945005)(36756003)(6666003)(6916009)(2950100002)(77096006)(68736007)(50226002)(8936002)(81166006)(8676002)(356003)(5003940100001)(189998001)(5660300001)(47776003)(85426001)(2004002)(473944003)(969003)(989001)(999001)(1009001)(1019001); DIR:OUT; SFP:1101; SCL:1; SRVR:BL2PR03MB164; H:az84smr01.freescale.net; FPR:; SPF:Fail; MLV:ovr; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN1BFFO11FD038; 1:xAhWb75YJP2lPnDgSlYZlxJQjeiRdBhZvUuWJdE7X3TaNx6N/tQBpdvzYLnvAG6fJjI/5iRtpEvM27MZjV/gKnI1sziOchps02KaeXFULuFil6GfTt5loxwW7zOz4X3U+jyCdm/43SbsIZdbmSN2aFN74tmfcv0qb8uVVfrgGZZavK0ZKoALAD4anEqXaTuRzxUkIwgFCRLffLd84yXS7IwiGJyhW4nWVmgooAuXk7By14IDtslcUWXfVL6Qr9Wug4GRvWs2V2cP60VHTisL1F+UKX8tDdFM2T0CQjRC47nWzyaQtTp06s3vG5ALaWgdsPTQx+R8vDR4V0YQt9mGz/ty5u5InGzBpdceHAp8uaROC+akltzsnXyfLdIcPruw9sQTq0UuDd6nqXMRpZVQ2iuT+AkTjrqPi17jcvIM4Q0bhoPmjM+A6UxRulvedrOZwR3bktVWysx6lgjhHaNDM/pbhFSYR8azsrVa9mUPNC3HvB1r8pRxs3sJsAaFn3A1fpEH3NWfeCcU3+gEytIGeaGh3MzXHjzCOfIthbKL2sIfhSNSpDXM8H7hqsvk4k56+XH24IeX3cm7aoGzgsg01zwFcvrrJTFhaS+E/ITN7xe5zBHHZVHmJttYFdOmF5d5z1yZrjhzKSLHQTTWte9RW22IqA3zK8gnM+EnCU4qmbsyKXPysl1oUh51dXFiswzsv42+/CWF+PxGuFM38i0F7g== MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL2PR03MB164: X-MS-Office365-Filtering-Correlation-Id: 40f875c2-dae5-481d-fc86-08d4a4e9a4ae X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001)(201703131430075)(201703131517081); SRVR:BL2PR03MB164; X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB164; 3:5Y6wIfnb694yU1jIcDHcspsda/E0qil8pmx1vGM/Wpb4uoYWpgOi1cyIfeit++v3W1p2eMpKkI0yftcS2/AlwG4JXoWQAl5PgLHeSWAycIxLe6sCsz4gtnKT6Gj9Gm4dYzTYsaHewPHDkibYVRTR6yiSJqoOpeq2QtYFHxYoFvcG06kpSQmiGGSrqAPGB6CdEjonnNOpZLyFf7kwWjrncJWdewVgdZdp1n+takTYFvVCwS5lIs76bGmJQvtcp8WDbImwlKYyQmjVACpfR2VMJ9QY7tiz32khwxP+nMYsM7/W8E2nKG9PrYtIUWZisyKs0BP1cxCLMwe+2cYBV+eZCP12WSMJJQOSswZFHKV1o/eUJajuWXYTOGGBNEQwn1qQ8d6/TbjSl+o1G3Bs55cG1iyPfeJjazFVY6u6l6HXTepZWJDA5nYMK+q+GxUbu8jZ; 25:Oye1jJfnSxKQtYxvIkGl+hog7p1y9Rlqjku6en59hPOn4vmfRTOg/OF4f2BrjYFNSeAplklHaairnjZkjYmpi0l3XZFGUB9O8tEwToZmYKOIz+60PQ2f6fnYMb1gmxCSOOKW9V6XTjP7WWXDpQJcRu9NVEKczuAsqDc3Mcdlqc5u58mT5VJa1MnXv7mwHWZEVJl89n8hZA776a/SwJasVPT0VEtkyW/wHww6Us7MTTUdz/IcIk7OuvScduY6Ct+pgFKYpZW6TNqjyC1v4LicM2G8/AaC2J7pEv5MT0x5sloAfqcXV8k+qMo+RSmjR0aXUqToSVhpKHyUvA1x7k0Yq6makgUU+2JKrbKGP7pb6/ufyTSXapG5i7swjCpDzSDl1moIE7hg1w5bf8BbtWdSzPAFk4ltOwi+OzGtRCI8Jblh1Yc2l3x51YpYW+LsDgYJi8hl4GSebFr7xA/Gg2ZAUHs5ykYwgA3HqEirIA7HFA4= X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB164; 31:nGLyfgOiC4LaCNAIKLYSbU3XwPjgtaU3wViHS7mBu3yykGXrZttlx2XD3F5E9qCI9Bro5PitOyyVz42hARGNR1CyYlyrcaSF1lSEB/1Y297IGx356Jew0NLHDXrLziS5wWaQSpnoFKvkluJlc5A3oQrWe0MboRi40B8wup8jdVOcL9NLe0kOp4ZRfx/Bi7vhxorO1mxYxsdd1PJYjsWRay5jUhhO8iouh3rkTQK+6MkJ72WcpyBXamNU9XnUCIcn X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6095135)(601004)(2401047)(13018025)(13016025)(8121501046)(5005006)(93006095)(93001095)(10201501046)(3002001)(6055026)(6096035)(20161123559100)(201703131430075)(201703131433075)(201703131448075)(201703161259150)(201703151042153)(20161123563025)(20161123565025)(20161123556025)(20161123561025); SRVR:BL2PR03MB164; BCL:0; PCL:0; RULEID:(400006); SRVR:BL2PR03MB164; X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB164; 4:uHxdV6z829wJVNNzGN21ttvEwm7AuYv9xYFMp6L96cSQARoRoNr7O5jwDPjiykBRigGFJ8oRMtjR5IC/hrqRNqCR0e9UOLVofZGJGUzOvqeKO4fKVB52kQJopXqqJYZDGyVbbTR1/wSkp+Al/g8vl/vFnr7fgvxcwmVAoL9Y9wBVAip9KX2aWn3bpFaWJMgbLFPBgrswij8uO1zFVmzBwsFlmVAMWRQc0vti2L0IJDFdyZ/V3ENLILSkyzXvzTUo6h5F7jH7Z56tWpqe7+ODsiroGwMdDNwxPXvzdZN0OLjQngDNDyQWmgC4MyIi2bJsqM7rVdEkfa449OwpQqgQoXe7bgfBw1ubDWNeAM1tVp8ikgV9cwSvWtyeFUMXXnSPBTdYTrHB/VsMiTiR8qCaAWivkVRClT2QYznEMAVopEmL+kHkaMNK03CEiqPu/TekjxstnotMf3LEjVPrUszMtLAbPXV7JaUkMgTaIc/LKbdooZQ+mTjR/YJJtNTRFPZxSoJSXEUHrpmrSEHfdy9dPvKTxWseTNyYXQFOY1hh4IlMEjIbnn/wCGVDVOpFADAjD75C4biMDvEa/b00c8Wyfctq4GvkbVyDjqgGrsJgYEMPAye90yJEH1db2R2HdK7NH4QRsbgf0K8OUiXdd8ZnQbb+1FBCKO//qeae544gJdbgvW9xv2rlLEIrr6O7XuGw7Uawnj5rRNS5hMa7O28MfydD8p09fxVsbviF2JhMz8cYP3vjlzT8MhjT/6geTxPczlyLZSeDvmaH+utj9+gExGtl1YdraC1sw/hi7QfocicI9pug0kQVOqb2GnlDUdvrqJsNGfr7qPkj/8qkakaitMP1XIdNwk5EunojobS8cCUs4dX3eDXI3UDZBao3s5AheLUu4SRTMlHvvjtuUW01DA== X-Forefront-PRVS: 0320B28BE1 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BL2PR03MB164; 23:SEYj4W1ULDKAJ8AVRj0vyPP7ItlXuvZdFhb0JlckHM?= QEoYsJYJ5SYiX0F3NFTNNu+DqcZjsO6feYnSaoR/RcaoHx/juw/Ko7AoOA8xBMnM7N4xccDWLUlzf2iX2mGd6QghgtNckcMx++xtgLjOUS5cLvhNa1/iMiRjjaGkxb6LA+9zyU8hRnJrJzK0+4loJqY8IfeF6xgHGUY1xzdgnX9q+XmqsrNGuVcGIfuJpen9cKj91bRCSQtFFa7zhAFuLuRaCaqYnD+3MMoaujZWFMFG8CfygQrQfOUpdz95jTcmLhjDJjp3XW1NtDPkmg2OSl2ad1mWaXfODhOgiUDk9KYmJA03Yemz5S92Hp3Hf36/g6LikimQcfqMk0bEb17nR9rtSUsSuvIkA8mOpLVJcmommBFBatYhkfu+RjWYHU5+eFLxa+V1eFWVJzxUFHoND8/i/rA+EgdeUNtX9otPS3eF1Dl5MT1iR7TTAdg67Ql9FA0vGfQhzEpfvQCeK4WujTSSNdTdBl98rwX402IVIA59U5KktcqcoZyvKd6BcXTBg3RxcESUUVrg1h9jcQPu17EV1d6Ayg7HuBhac8P18KTrJd9cQ5E0UJHD7ZXb/wg72nB8fY8zQDu+5pnkxDqAqKsbSekWlqpzl2OEr7SFOlUp7iTvFnQGN6Co2/bhr6Eo8Muj7q0App+o8S2fDubunTGCk5V+AUiFbb8gGCsP4B5fvzATTVF9ZNs6eBm2kxbP/8j3++Avr11K8GQ7dVu6/+AwgE7PmF4fcuRs2nI6WJKgFSVhsw3XDrqKmch2YQRol5tBkrhCnpyw2CIOUOIkdhF1PtEbRWPyzlIDmBdilQCH2sZrsk+c8QvY2/psphvnqiwjKLzVIqT0qcBFYGC6XXPEf81e/E0Hs2H/RW1mSBiTM/i0SefvPSj2rNUYA33o0y5c06Q62xiMPQYgpK871vL8RmHX3W9wwYf4kM99jyWoNAY+eeXdrj8F58Y3WDO8gyJM6xxJcfTHIqjnsEfnXCbsD5mn50CdD441ygvESZUyVYepPb7L4/YGV7hKomJUZ2H6TDB04sUYo98y7VwvQtJSVsqSp1WCUWsHuHOVSY07XYDlfLoAArnK4Qrpn4hF2DL6VPhzkHL8S9guAyVxuuALY70WnmjWDbiZEhR22HTsJb5l6PfCB8SdhHTnjk3EWI6Jhbug11rI31ZFWwEQQUiGvxqGlf+GlneVh8NrNs2zB4WURHXJULGiZ1VTFsYWJLyJVKXHIykL5OL6ZE95snZ9ldSDgRt9m/tr7bLfl3+ugxibO3ZPI5YRx4lZJ5sr9UZ99uwFB1y8CKDFzJz2bKTbFemEdITS/lAbwDRc7vgmnokJtc8ia26RdKrl3NRgJZKRFyg3IwNQe31iOlC1LrdaAErIFDkZC2iDh7nCRcpA== X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB164; 6:ItXlBvSQYYAzPt0PhYb+30pQD8NJhpMuVoRV8+IUm+7Wm/VCq1SHH3MDFWDJMlt5ZBwejCdyla/Xsww9BR1T6hezEJNh2ku6bXbw0fuqVGFCqqAfN3jEIRJdZc1HQkREjXpKMWMlcCKDvEQzsxq2kWiI0r/GjGmbF4t38PPAAZEd8GFhlBd2MBGlZ+gSsybIVt8IMOK5QuElTa4ZVbDZA4qxD+O7tAd3SrQnrpMIHf/38z3eWau9714GUdylpZ+Uu8GjJ1ouQMUd8euiGqbiPk7N0ESzDFcva95n/2jEX80gkP3z+qWntVtd9Kdl9P/ZeFMZwy7q9IZyBMBE0OeSn8noMMQg3oqWnuy2ZlgD/0AB9ZzpSelkXAseYxT8iyfjRRXzKGlBg7d47q3yavS4RhJFVe119WkSHBVyNN8o52w9scrf1THyPmLope3M5DWrQrSLQTAkeMH3TotVAtipGq9j+tDXigDhoCLUKzjextTViAOUmMx9fZvjmRL32+f9tsStmp+GdKEKh4yFfuakcQ==; 5:e7xfToQSJHdq+6G/Mhx4wtiCSMYUSNwFDBjrUMS8xBe+Y0PTYZ5a6imZmnUi/sHlipEpyyH6P2tOC/Ie5b9C04qd0NehsAChDN+st0SeuRnFVlK68Fimq5CnjZKQ+10gRQHhrzfsxRZLjvF236swbvXzSRcJculI2S+3ocbdOgTqvPZNPoa4hdUEtEjSj8Gi; 24:TQ/6cMNtZI3O76TNueD5axfxs8XuW0T7FGBuqFiNgAZc2StHv1yVm7bGP4VDxuogIPGyFiT4Oh5/ILUz55HA6LTBsJj0HsR6yw4QmSJpuc0= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; BL2PR03MB164; 7:6/rPlKfzFp26KCv58ZTLCHKG+SsuC7M5tZET2Bfs+bqJzgAHZo+W5/ixKwo849BcJn8RLCMOBmjrBlwajJZrFCjPfeeU/ilnwJDAu+Sg9J4Ntno1gEulu8olgmzNjWDhEBgKPZYeS+TQlHk8mNzcJ32G+FUSkUwdyvtLBQ2TOoOaI9u6Tb31TMdLqiqJ2oYHmQIm3oxd7qmJ8LcfBBIFrR0aSPWxx2G0Hvr8M54UyvfhmqK3KRLd4M7+eBhjh01LVRfkHMAXbhIDLUkR+w184LOxJumoCUywYrH1jxo5hMj7SIeXLRdClFHxrYGjksESZLhNxUn6HUud03Kk3UCCoQ== X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 May 2017 10:17:56.1165 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL2PR03MB164 Subject: [dpdk-dev] [RFC Patch 05/39] bus/dpaa: add compatibility and helper macros X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Hemant Agrawal Linked list, bit operations and compatibility macros. Signed-off-by: Geoff Thorpe Signed-off-by: Hemant Agrawal --- drivers/bus/dpaa/include/compat.h | 330 +++++++++++++++++++++++++++++++++++ drivers/bus/dpaa/include/dpaa_bits.h | 65 +++++++ drivers/bus/dpaa/include/dpaa_list.h | 101 +++++++++++ 3 files changed, 496 insertions(+) create mode 100644 drivers/bus/dpaa/include/compat.h create mode 100644 drivers/bus/dpaa/include/dpaa_bits.h create mode 100644 drivers/bus/dpaa/include/dpaa_list.h diff --git a/drivers/bus/dpaa/include/compat.h b/drivers/bus/dpaa/include/compat.h new file mode 100644 index 0000000..ce6136e --- /dev/null +++ b/drivers/bus/dpaa/include/compat.h @@ -0,0 +1,330 @@ +/*- + * This file is provided under a dual BSD/GPLv2 license. When using or + * redistributing this file, you may do so under either license. + * + * BSD LICENSE + * + * Copyright 2011 Freescale Semiconductor, Inc. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the above-listed copyright holders nor the + * names of any contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * GPL LICENSE SUMMARY + * + * ALTERNATIVELY, this software may be distributed under the terms of the + * GNU General Public License ("GPL") as published by the Free Software + * Foundation, either version 2 of that License or (at your option) any + * later version. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __COMPAT_H +#define __COMPAT_H + +#include + +#ifndef _GNU_SOURCE +#define _GNU_SOURCE +#endif +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +/* The following definitions are primarily to allow the single-source driver + * interfaces to be included by arbitrary program code. Ie. for interfaces that + * are also available in kernel-space, these definitions provide compatibility + * with certain attributes and types used in those interfaces. + */ + +/* Required compiler attributes */ +#define __maybe_unused __rte_unused +#define __always_unused __rte_unused +#define __packed __rte_packed +#define noinline __attribute__((noinline)) + +#define L1_CACHE_BYTES 64 +#define ____cacheline_aligned __attribute__((aligned(L1_CACHE_BYTES))) +#define __stringify_1(x) #x +#define __stringify(x) __stringify_1(x) + +#ifdef ARRAY_SIZE +#undef ARRAY_SIZE +#endif +#define ARRAY_SIZE(a) (sizeof(a) / sizeof((a)[0])) + +/* Debugging */ +#define prflush(fmt, args...) \ + do { \ + printf(fmt, ##args); \ + fflush(stdout); \ + } while (0) + +#define pr_crit(fmt, args...) prflush("CRIT:" fmt, ##args) +#define pr_err(fmt, args...) prflush("ERR:" fmt, ##args) +#define pr_warn(fmt, args...) prflush("WARN:" fmt, ##args) +#define pr_info(fmt, args...) prflush(fmt, ##args) + +#define ASSERT(x) do {\ + if (!(x)) \ + rte_panic("DPAA: x"); \ +} while (0) +#define BUG_ON(x) ASSERT(!(x)) + +/* Required types */ +typedef uint8_t u8; +typedef uint16_t u16; +typedef uint32_t u32; +typedef uint64_t u64; +typedef uint64_t dma_addr_t; +typedef cpu_set_t cpumask_t; +typedef uint32_t phandle; +typedef uint32_t gfp_t; +typedef uint32_t irqreturn_t; + +#define IRQ_HANDLED 0 +#define request_irq qbman_request_irq +#define free_irq qbman_free_irq + +#define __iomem +#define GFP_KERNEL 0 +#define __raw_readb(p) (*(const volatile unsigned char *)(p)) +#define __raw_readl(p) (*(const volatile unsigned int *)(p)) +#define __raw_writel(v, p) {*(volatile unsigned int *)(p) = (v); } + +/* SMP stuff */ +#define DEFINE_PER_CPU(t, x) __thread t per_cpu__##x +#define get_cpu_var(x) per_cpu__##x +/* to be used as an upper-limit only */ +#define NR_CPUS 64 + +/* Waitqueue stuff */ +typedef struct { } wait_queue_head_t; +#define DECLARE_WAIT_QUEUE_HEAD(x) int dummy_##x __always_unused +#define wake_up(x) do { } while (0) + +/* I/O operations */ +static inline u32 in_be32(volatile void *__p) +{ + volatile u32 *p = __p; + return rte_be_to_cpu_32(*p); +} + +static inline void out_be32(volatile void *__p, u32 val) +{ + volatile u32 *p = __p; + *p = rte_cpu_to_be_32(val); +} + +#define dcbt_ro(p) __builtin_prefetch(p, 0) +#define dcbt_rw(p) __builtin_prefetch(p, 1) + +#define dcbz(p) { asm volatile("dc zva, %0" : : "r" (p) : "memory"); } +#define dcbz_64(p) dcbz(p) +#define hwsync() rte_rmb() +#define lwsync() rte_wmb() +#define dcbf(p) { asm volatile("dc cvac, %0" : : "r"(p) : "memory"); } +#define dcbf_64(p) dcbf(p) +#define dccivac(p) { asm volatile("dc civac, %0" : : "r"(p) : "memory"); } + +#define dcbit_ro(p) \ + do { \ + dccivac(p); \ + asm volatile("prfm pldl1keep, [%0, #64]" : : "r" (p)); \ + } while (0) + +#define barrier() { asm volatile ("" : : : "memory"); } +#define cpu_relax barrier + +static inline uint64_t mfatb(void) +{ + uint64_t ret, ret_new, timeout = 200; + + asm volatile ("mrs %0, cntvct_el0" : "=r" (ret)); + asm volatile ("mrs %0, cntvct_el0" : "=r" (ret_new)); + while (ret != ret_new && timeout--) { + ret = ret_new; + asm volatile ("mrs %0, cntvct_el0" : "=r" (ret_new)); + } + BUG_ON(!timeout && (ret != ret_new)); + return ret * 64; +} + +/* Spin for a few cycles without bothering the bus */ +static inline void cpu_spin(int cycles) +{ + uint64_t now = mfatb(); + + while (mfatb() < (now + cycles)) + ; +} + +/* Qman/Bman API inlines and macros; */ +#ifdef lower_32_bits +#undef lower_32_bits +#endif +#define lower_32_bits(x) ((u32)(x)) + +#ifdef upper_32_bits +#undef upper_32_bits +#endif +#define upper_32_bits(x) ((u32)(((x) >> 16) >> 16)) + +#define cpu_to_be64(d) rte_cpu_to_be_64(d) +#define cpu_to_be32(d) rte_cpu_to_be_32(d) +#define cpu_to_be16(d) rte_cpu_to_be_16(d) + +#define be64_to_cpu(d) rte_be_to_cpu_64(d) +#define be32_to_cpu(d) rte_be_to_cpu_32(d) +#define be16_to_cpu(d) rte_be_to_cpu_16(d) + +#define cpu_to_be48(x) rte_cpu_to_be_48(x) +#define be48_to_cpu(x) rte_be_to_cpu_48(x) + +#define cpu_to_be40(x) rte_cpu_to_be_40(x) +#define be40_to_cpu(x) rte_be_to_cpu_40(x) + +#define cpu_to_be24(x) rte_cpu_to_be_24(x) +#define be24_to_cpu(x) rte_be_to_cpu_24(x) + +/* When copying aligned words or shorts, try to avoid memcpy() */ +/* memcpy() stuff - when you know alignments in advance */ +#define CONFIG_TRY_BETTER_MEMCPY + +#ifdef CONFIG_TRY_BETTER_MEMCPY +static inline void copy_words(void *dest, const void *src, size_t sz) +{ + u32 *__dest = dest; + const u32 *__src = src; + size_t __sz = sz >> 2; + + BUG_ON((unsigned long)dest & 0x3); + BUG_ON((unsigned long)src & 0x3); + BUG_ON(sz & 0x3); + while (__sz--) + *(__dest++) = *(__src++); +} + +static inline void copy_shorts(void *dest, const void *src, size_t sz) +{ + u16 *__dest = dest; + const u16 *__src = src; + size_t __sz = sz >> 1; + + BUG_ON((unsigned long)dest & 0x1); + BUG_ON((unsigned long)src & 0x1); + BUG_ON(sz & 0x1); + while (__sz--) + *(__dest++) = *(__src++); +} + +static inline void copy_bytes(void *dest, const void *src, size_t sz) +{ + u8 *__dest = dest; + const u8 *__src = src; + + while (sz--) + *(__dest++) = *(__src++); +} +#else +#define copy_words memcpy +#define copy_shorts memcpy +#define copy_bytes memcpy +#endif + +/* Allocator stuff */ +#define kmalloc(sz, t) malloc(sz) +#define vmalloc(sz) malloc(sz) +#define kfree(p) { if (p) free(p); } +static inline void *kzalloc(size_t sz, gfp_t __foo __rte_unused) +{ + void *ptr = malloc(sz); + + if (ptr) + memset(ptr, 0, sz); + return ptr; +} + +static inline unsigned long get_zeroed_page(gfp_t __foo __rte_unused) +{ + void *p; + + if (posix_memalign(&p, 4096, 4096)) + return 0; + memset(p, 0, 4096); + return (unsigned long)p; +} + +/* Spinlock stuff */ +#define spinlock_t rte_spinlock_t +#define __SPIN_LOCK_UNLOCKED(x) RTE_SPINLOCK_INITIALIZER +#define DEFINE_SPINLOCK(x) spinlock_t x = __SPIN_LOCK_UNLOCKED(x) +#define spin_lock_init(x) rte_spinlock_init(x) +#define spin_lock_destroy(x) +#define spin_lock(x) rte_spinlock_lock(x) +#define spin_unlock(x) rte_spinlock_unlock(x) +#define spin_lock_irq(x) spin_lock(x) +#define spin_unlock_irq(x) spin_unlock(x) +#define spin_lock_irqsave(x, f) spin_lock_irq(x) +#define spin_unlock_irqrestore(x, f) spin_unlock_irq(x) + +#define atomic_t rte_atomic32_t +#define atomic_read(v) rte_atomic32_read(v) +#define atomic_set(v, i) rte_atomic32_set(v, i) + +#define atomic_inc(v) rte_atomic32_add(v, 1) +#define atomic_dec(v) rte_atomic32_sub(v, 1) + +#define atomic_inc_and_test(v) rte_atomic32_inc_and_test(v) +#define atomic_dec_and_test(v) rte_atomic32_dec_and_test(v) + +#define atomic_inc_return(v) rte_atomic32_add_return(v, 1) +#define atomic_dec_return(v) rte_atomic32_sub_return(v, 1) +#define atomic_sub_and_test(i, v) (rte_atomic32_sub_return(v, i) == 0) + +#include +#include + +#endif /* __COMPAT_H */ diff --git a/drivers/bus/dpaa/include/dpaa_bits.h b/drivers/bus/dpaa/include/dpaa_bits.h new file mode 100644 index 0000000..e29019b --- /dev/null +++ b/drivers/bus/dpaa/include/dpaa_bits.h @@ -0,0 +1,65 @@ +/*- + * BSD LICENSE + * + * Copyright 2017 NXP. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in + * the documentation and/or other materials provided with the + * distribution. + * * Neither the name of NXP nor the names of its + * contributors may be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR + * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT + * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, + * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT + * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, + * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY + * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __DPAA_BITS_H +#define __DPAA_BITS_H + +/* Bitfield stuff. */ +#define BITS_PER_ULONG (sizeof(unsigned long) << 3) +#define SHIFT_PER_ULONG (((1 << 5) == BITS_PER_ULONG) ? 5 : 6) +#define BITS_MASK(idx) (1UL << ((idx) & (BITS_PER_ULONG - 1))) +#define BITS_IDX(idx) ((idx) >> SHIFT_PER_ULONG) + +static inline void dpaa_set_bits(unsigned long mask, + volatile unsigned long *p) +{ + *p |= mask; +} + +static inline void dpaa_set_bit(int idx, volatile unsigned long *bits) +{ + dpaa_set_bits(BITS_MASK(idx), bits + BITS_IDX(idx)); +} + +static inline void dpaa_clear_bits(unsigned long mask, + volatile unsigned long *p) +{ + *p &= ~mask; +} + +static inline void dpaa_clear_bit(int idx, + volatile unsigned long *bits) +{ + dpaa_clear_bits(BITS_MASK(idx), bits + BITS_IDX(idx)); +} + +#endif /* __DPAA_BITS_H */ diff --git a/drivers/bus/dpaa/include/dpaa_list.h b/drivers/bus/dpaa/include/dpaa_list.h new file mode 100644 index 0000000..7ad0f14 --- /dev/null +++ b/drivers/bus/dpaa/include/dpaa_list.h @@ -0,0 +1,101 @@ +/*- + * BSD LICENSE + * + * Copyright 2017 NXP. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in + * the documentation and/or other materials provided with the + * distribution. + * * Neither the name of NXP nor the names of its + * contributors may be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR + * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT + * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, + * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT + * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, + * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY + * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __DPAA_LIST_H +#define __DPAA_LIST_H + +/****************/ +/* Linked-lists */ +/****************/ + +struct list_head { + struct list_head *prev; + struct list_head *next; +}; + +#define COMPAT_LIST_HEAD(n) \ +struct list_head n = { \ + .prev = &n, \ + .next = &n \ +} + +#define INIT_LIST_HEAD(p) \ +do { \ + struct list_head *__p298 = (p); \ + __p298->next = __p298; \ + __p298->prev = __p298->next; \ +} while (0) +#define list_entry(node, type, member) \ + (type *)((void *)node - offsetof(type, member)) +#define list_empty(p) \ +({ \ + const struct list_head *__p298 = (p); \ + ((__p298->next == __p298) && (__p298->prev == __p298)); \ +}) +#define list_add(p, l) \ +do { \ + struct list_head *__p298 = (p); \ + struct list_head *__l298 = (l); \ + __p298->next = __l298->next; \ + __p298->prev = __l298; \ + __l298->next->prev = __p298; \ + __l298->next = __p298; \ +} while (0) +#define list_add_tail(p, l) \ +do { \ + struct list_head *__p298 = (p); \ + struct list_head *__l298 = (l); \ + __p298->prev = __l298->prev; \ + __p298->next = __l298; \ + __l298->prev->next = __p298; \ + __l298->prev = __p298; \ +} while (0) +#define list_for_each(i, l) \ + for (i = (l)->next; i != (l); i = i->next) +#define list_for_each_safe(i, j, l) \ + for (i = (l)->next, j = i->next; i != (l); \ + i = j, j = i->next) +#define list_for_each_entry(i, l, name) \ + for (i = list_entry((l)->next, typeof(*i), name); &i->name != (l); \ + i = list_entry(i->name.next, typeof(*i), name)) +#define list_for_each_entry_safe(i, j, l, name) \ + for (i = list_entry((l)->next, typeof(*i), name), \ + j = list_entry(i->name.next, typeof(*j), name); \ + &i->name != (l); \ + i = j, j = list_entry(j->name.next, typeof(*j), name)) +#define list_del(i) \ +do { \ + (i)->next->prev = (i)->prev; \ + (i)->prev->next = (i)->next; \ +} while (0) + +#endif /* __DPAA_LIST_H */