Checks
Context | Check | Description |
---|---|---|
ci/checkpatch | success | coding style OK |
Commit Message
Burakov, Anatoly
June 12, 2024, 3:01 p.m. UTC
From: Ian Stokes <ian.stokes@intel.com> Add ice_pcie_speed_32_0GT bus speed enum to support E830 device's higher bus speed. Signed-off-by: Dan Nowlin <dan.nowlin@intel.com> Signed-off-by: Ian Stokes <ian.stokes@intel.com> --- drivers/net/ice/base/ice_type.h | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/net/ice/base/ice_type.h b/drivers/net/ice/base/ice_type.h index d462423891..eed4a69173 100644 --- a/drivers/net/ice/base/ice_type.h +++ b/drivers/net/ice/base/ice_type.h @@ -849,7 +849,8 @@ enum ice_pcie_bus_speed { ice_pcie_speed_2_5GT = 0x14, ice_pcie_speed_5_0GT = 0x15, ice_pcie_speed_8_0GT = 0x16, - ice_pcie_speed_16_0GT = 0x17 + ice_pcie_speed_16_0GT = 0x17, + ice_pcie_speed_32_0GT = 0x18, }; /* PCI bus widths */