Message ID | 20210429154712.2820159-1-matan@nvidia.com (mailing list archive) |
---|---|
Headers |
Return-Path: <dev-bounces@dpdk.org> X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E03F4A0547; Thu, 29 Apr 2021 17:47:36 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id CE4D1411E5; Thu, 29 Apr 2021 17:47:36 +0200 (CEST) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2063.outbound.protection.outlook.com [40.107.94.63]) by mails.dpdk.org (Postfix) with ESMTP id EFFAA410F1 for <dev@dpdk.org>; Thu, 29 Apr 2021 17:47:34 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CfDqSkuuKzo7xhWCedTlrOUCMndd6j9xebew/hQfaxkPqLNWdEa+mrdBQKZMqmR+gc/BlwtJz+bScK+HyZMDJotzXpjFdNuTZ5aaeP769usJmcrLCabpSirs+9KCmJn2b3HAY56ZwkYaXGuseopkReSLjE5YCCLjSFxJP9KhS+qo2ZVjiiWS2sIBhkmREV8FgMZ3ykIwyZrJNEm7+SZqJxROqzD/MbaVXjuSlIXVauKtoMviuC3o+gf3r6ETw4xTE//gR8DLJYqdyvt2b3sLYasTsjPI1z6xzE8UVDNGlaOahxi1ol9guKp+bDBYMAty8om6cVhXGgiCmi6+mcdLZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=OzQbmN1BeQ53T6Ppfi7VPeLyekL1aOlj1T2UbYCDN7U=; b=IF2wP6Q1Joe0bkPuIFf3gxpZ3Y9HUjvdflpZ0n9ExmpS+GFt/IPeiMjWVwn5LrBTBlgfiXBBEgvsZ2MlGTaayezErb0oLxuiQ79Co6bU1tFn1prsLf9cx5B2cotozamlTe29QO7fMg5YsHaln1PriU6396TNe/pa4a4gmKD9zIh+i/rojKR777BkHp51MgOA+Q/lnTumobfRWGWoBAhb9iGEx4CLUI799CEJIpFYwhpXCdgrNKJG5MeXIN2LWZjJT+IIbHF40vZMqv63IEfs0JnqeHRrhg4CTk73A/OjBKitmA/nPN6TsaDInwrv4Kx4pMAiiFebMYs/E1VRZ+fCmg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=OzQbmN1BeQ53T6Ppfi7VPeLyekL1aOlj1T2UbYCDN7U=; b=H6S1vCOqTiwFZ84anGg2+xjxmtkdR2z377bd4MUWgZPEdgcO0rgOmw/0EsOL+GF7hu2KzOx9bQ6QhrUGHOZqrHXtcPZrUey323fMcXQVXLrOakBCFD5q1eWynmsJid2ewb4CyrPr9VTncjSKUCPm8rg3ePtlrKFiDED8SbAMo8jKVrH4LYzcNd2PdXe6FdctbMxlnDQYssf7JRQ1pp0K627YSxplcyM6H/PhAZmWDC6e2mlb7RTnJukKMcEB1ogNSZMczyIk2eykwYjFjeFFxu8B6HILXvAp7aRe5LZCqSaamm5cLLbQanVkjuopn+w2XLZKZquyPadZ6/o2w3x2qw== Received: from DM3PR12CA0081.namprd12.prod.outlook.com (2603:10b6:0:57::25) by CY4PR12MB1448.namprd12.prod.outlook.com (2603:10b6:910:f::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4065.25; Thu, 29 Apr 2021 15:47:33 +0000 Received: from DM6NAM11FT055.eop-nam11.prod.protection.outlook.com (2603:10b6:0:57:cafe::65) by DM3PR12CA0081.outlook.office365.com (2603:10b6:0:57::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4087.25 via Frontend Transport; Thu, 29 Apr 2021 15:47:33 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed) header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT055.mail.protection.outlook.com (10.13.173.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4087.27 via Frontend Transport; Thu, 29 Apr 2021 15:47:33 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 29 Apr 2021 15:47:31 +0000 From: Matan Azrad <matan@nvidia.com> To: <dev@dpdk.org> CC: <matan@nvidia.com>, <gakhil@marvell.com>, <suanmingm@nvidia.com> Date: Thu, 29 Apr 2021 18:46:57 +0300 Message-ID: <20210429154712.2820159-1-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210408204849.9543-1-shirik@nvidia.com> References: <20210408204849.9543-1-shirik@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 2ff82234-0a82-4824-7cac-08d90b261a83 X-MS-TrafficTypeDiagnostic: CY4PR12MB1448: X-Microsoft-Antispam-PRVS: <CY4PR12MB14485960567D6C1CBED450A9DF5F9@CY4PR12MB1448.namprd12.prod.outlook.com> X-MS-Oob-TLC-OOBClassifiers: OLM:6108; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: jljQp8Sp5ZtUY6WKqrwHZ4cFSCMFsBW44GWBZ7pxWt9ZDwUy2CyJNp7niAqkTXORCo3pkJvfZQcooATb2S7iiuCEXoaWaG4p6Wcq4NpjIfItKUUf6zNhAEGlg4wfkoLttCvXYCZm5T4zEuLovovv9qZz8rZGXrw2D8SI5rFU1eyvOzRUSkJbSu+ackPvY2q++qohTiXXveyDU/BHUCT120+i+2Lwiyn5d3UJjfna+3yoW4KRqaRU3kYUfBtYOF3iYKkVnCX6q3XWnhbKFdsFpHixjzqL61ZL9tbmYZSQTRL1sxZA55a+t1S4BhxKo9/z4JekRn0PL1RNjsxPYXDDUlWNoGf4M3qc+4YG7qcqIDfJOTWxQXmt6dl3iM9+jgnoFtGWxfuiaeUFDlUy67HDIzIq/bPkyLWevqnoBTgQT+yk8e6QecFbrP2C+BB8kz709v/iC2dqESTmcD/OxkCKN6wf5RXWFbUNiDod2NSf2M8mBsJnX4WPzQQV4Sfq9Q+ikIh4syIUS26YsW3XtpfBM2UggPJaZWF2z8/YsOygg8J9majdbtTWQ79O7Xlc8R7zLQT5RnHupQeo5zk3Of/usG3VCCcEU3w4+RJbrXDcGlmgBQ8jpFyyd7bVPvrTRHhZdT99oe6zQMxXkhrLfnLjqliWHCDr+FMZwABrNJUBB3Y= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(136003)(396003)(346002)(39860400002)(376002)(46966006)(36840700001)(16526019)(86362001)(36860700001)(70206006)(7696005)(2616005)(36756003)(6666004)(83380400001)(36906005)(8676002)(186003)(6916009)(478600001)(82740400003)(4326008)(107886003)(82310400003)(7636003)(1076003)(26005)(6286002)(356005)(336012)(316002)(2906002)(70586007)(5660300002)(47076005)(54906003)(55016002)(8936002)(426003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2021 15:47:33.0053 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2ff82234-0a82-4824-7cac-08d90b261a83 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT055.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR12MB1448 Subject: [dpdk-dev] [PATCH v2 00/15] drivers: introduce mlx5 crypto PMD X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> Errors-To: dev-bounces@dpdk.org Sender: "dev" <dev-bounces@dpdk.org> |
Series |
drivers: introduce mlx5 crypto PMD
|
|
Message
Matan Azrad
April 29, 2021, 3:46 p.m. UTC
Add a new PMD for Nvidia devices- crypto PMD. The crypto PMD will be supported on Nvidia ConnectX6 The crypto PMD will add the support of encryption and decryption using the AES-XTS symmetric algorithm. The crypto PMD requires rdma-core and uses mlx5 DevX. v2: Add data-path part. Shiri Kuzin (10): drivers: introduce mlx5 crypto PMD crypto/mlx5: add DEK object management crypto/mlx5: support session operations crypto/mlx5: add basic operations crypto/mlx5: support queue pairs operations crypto/mlx5: add dev stop and start operations crypto/mlx5: add memory region management crypto/mlx5: create login object using DevX crypto/mlx5: adjust to the multiple data unit API crypto/mlx5: set feature flags and capabilities Suanming Mou (5): crypto/mlx5: add keytag device argument crypto/mlx5: add maximum segments device argument crypto/mlx5: add WQE set initialization crypto/mlx5: add enqueue and dequeue operations crypto/mlx5: add statistic get and reset operations MAINTAINERS | 4 + doc/guides/cryptodevs/features/mlx5.ini | 37 + doc/guides/cryptodevs/index.rst | 1 + doc/guides/cryptodevs/mlx5.rst | 152 ++++ doc/guides/rel_notes/release_21_05.rst | 5 + drivers/common/mlx5/mlx5_common_pci.c | 14 + drivers/common/mlx5/mlx5_common_pci.h | 21 +- drivers/crypto/meson.build | 1 + drivers/crypto/mlx5/meson.build | 27 + drivers/crypto/mlx5/mlx5_crypto.c | 1092 +++++++++++++++++++++++ drivers/crypto/mlx5/mlx5_crypto.h | 92 ++ drivers/crypto/mlx5/mlx5_crypto_dek.c | 136 +++ drivers/crypto/mlx5/mlx5_crypto_utils.h | 19 + drivers/crypto/mlx5/version.map | 3 + 14 files changed, 1594 insertions(+), 10 deletions(-) create mode 100644 doc/guides/cryptodevs/features/mlx5.ini create mode 100644 doc/guides/cryptodevs/mlx5.rst create mode 100644 drivers/crypto/mlx5/meson.build create mode 100644 drivers/crypto/mlx5/mlx5_crypto.c create mode 100644 drivers/crypto/mlx5/mlx5_crypto.h create mode 100644 drivers/crypto/mlx5/mlx5_crypto_dek.c create mode 100644 drivers/crypto/mlx5/mlx5_crypto_utils.h create mode 100644 drivers/crypto/mlx5/version.map
Comments
From: Matan Azrad <matan@nvidia.com> > Add a new PMD for Nvidia devices- crypto PMD. > The crypto PMD will be supported on Nvidia ConnectX6 The crypto PMD will > add the support of encryption and decryption using the AES-XTS symmetric > algorithm. > The crypto PMD requires rdma-core and uses mlx5 DevX. > > v2: > Add data-path part. > > Shiri Kuzin (10): > drivers: introduce mlx5 crypto PMD > crypto/mlx5: add DEK object management > crypto/mlx5: support session operations > crypto/mlx5: add basic operations > crypto/mlx5: support queue pairs operations > crypto/mlx5: add dev stop and start operations > crypto/mlx5: add memory region management > crypto/mlx5: create login object using DevX > crypto/mlx5: adjust to the multiple data unit API > crypto/mlx5: set feature flags and capabilities > > Suanming Mou (5): > crypto/mlx5: add keytag device argument > crypto/mlx5: add maximum segments device argument > crypto/mlx5: add WQE set initialization > crypto/mlx5: add enqueue and dequeue operations > crypto/mlx5: add statistic get and reset operations Series-acked-by: Matan Azrad <matan@nvidia.com> > MAINTAINERS | 4 + > doc/guides/cryptodevs/features/mlx5.ini | 37 + > doc/guides/cryptodevs/index.rst | 1 + > doc/guides/cryptodevs/mlx5.rst | 152 ++++ > doc/guides/rel_notes/release_21_05.rst | 5 + > drivers/common/mlx5/mlx5_common_pci.c | 14 + > drivers/common/mlx5/mlx5_common_pci.h | 21 +- > drivers/crypto/meson.build | 1 + > drivers/crypto/mlx5/meson.build | 27 + > drivers/crypto/mlx5/mlx5_crypto.c | 1092 +++++++++++++++++++++++ > drivers/crypto/mlx5/mlx5_crypto.h | 92 ++ > drivers/crypto/mlx5/mlx5_crypto_dek.c | 136 +++ > drivers/crypto/mlx5/mlx5_crypto_utils.h | 19 + > drivers/crypto/mlx5/version.map | 3 + > 14 files changed, 1594 insertions(+), 10 deletions(-) create mode 100644 > doc/guides/cryptodevs/features/mlx5.ini > create mode 100644 doc/guides/cryptodevs/mlx5.rst create mode 100644 > drivers/crypto/mlx5/meson.build create mode 100644 > drivers/crypto/mlx5/mlx5_crypto.c create mode 100644 > drivers/crypto/mlx5/mlx5_crypto.h create mode 100644 > drivers/crypto/mlx5/mlx5_crypto_dek.c > create mode 100644 drivers/crypto/mlx5/mlx5_crypto_utils.h > create mode 100644 drivers/crypto/mlx5/version.map > > -- > 2.25.1