Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/99689/?format=api
{ "id": 99689, "url": "https://patches.dpdk.org/api/patches/99689/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210926111904.237736-8-xuemingl@nvidia.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210926111904.237736-8-xuemingl@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210926111904.237736-8-xuemingl@nvidia.com", "date": "2021-09-26T11:19:00", "name": "[07/11] net/mlx5: move Rx queue hairpin info to private data", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "b60e4cc84468177cb4109b313f9c1a33b58dc9e8", "submitter": { "id": 1904, "url": "https://patches.dpdk.org/api/people/1904/?format=api", "name": "Xueming Li", "email": "xuemingl@nvidia.com" }, "delegate": { "id": 3268, "url": "https://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210926111904.237736-8-xuemingl@nvidia.com/mbox/", "series": [ { "id": 19166, "url": "https://patches.dpdk.org/api/series/19166/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=19166", "date": "2021-09-26T11:18:53", "name": "net/mlx5: support shared Rx queue", "version": 1, "mbox": "https://patches.dpdk.org/series/19166/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/99689/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/99689/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C5E3AA0547;\n\tSun, 26 Sep 2021 13:20:09 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id D625A40F35;\n\tSun, 26 Sep 2021 13:20:08 +0200 (CEST)", "from NAM04-BN8-obe.outbound.protection.outlook.com\n (mail-bn8nam08on2041.outbound.protection.outlook.com [40.107.100.41])\n by mails.dpdk.org (Postfix) with ESMTP id 39930410F7\n for <dev@dpdk.org>; Sun, 26 Sep 2021 13:20:07 +0200 (CEST)", "from BN6PR16CA0038.namprd16.prod.outlook.com (2603:10b6:405:14::24)\n by CH2PR12MB5529.namprd12.prod.outlook.com (2603:10b6:610:36::13)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4544.14; Sun, 26 Sep\n 2021 11:20:05 +0000", "from BN8NAM11FT029.eop-nam11.prod.protection.outlook.com\n (2603:10b6:405:14:cafe::45) by BN6PR16CA0038.outlook.office365.com\n (2603:10b6:405:14::24) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4544.15 via Frontend\n Transport; Sun, 26 Sep 2021 11:20:05 +0000", "from mail.nvidia.com (216.228.112.32) by\n BN8NAM11FT029.mail.protection.outlook.com (10.13.177.68) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4544.13 via Frontend Transport; Sun, 26 Sep 2021 11:20:05 +0000", "from DRHQMAIL107.nvidia.com (10.27.9.16) by HQMAIL109.nvidia.com\n (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 26 Sep\n 2021 04:20:04 -0700", "from nvidia.com (172.20.187.5) by DRHQMAIL107.nvidia.com\n (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Sun, 26 Sep\n 2021 11:20:02 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=H95ruXlfdg9HDhkPTzlTVDXRCvaa1+AX5ZH+ve14jq8EkR9OGoCyoNsDcQ6UDTSoxEYt1n8AEQcAquXfCbohCstQSGI46QX6IBGh3dUhyJMSs6SBrth9/SP5qQg1ek1LVg9zXpulOTsegj2UVhOGZc+X9Z/+AkfmcgFe4iO7j3EzVrCIS6toCk8jToBfaFR81SUtKyOQmH+vGFQrXRPcr8WJLHudF40dK/cTBYbQZ478s/JAcagbqHrYX2KnNo9YKcimeN+TsFYZesIbsWIncQHPPQ+hjLuMhULXr0PPhboXVStho9j6BZMRo8CvDqde3P7TRnuPN4xY5IgQPMt0dg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;\n bh=g9ZAVJsOgXT0CXSpyMqBAS1xmErFaK2i/ixelqauWDY=;\n b=ac4CsRaOfLALBkq+p3G7SazrZc05WCORaPZ/cgrm+8PvUQW6cNQmKIJGX4wE9HkkEpA3V8NLKjpzwQIEdRmGReKfV1oHPugKIqdwdyYXjr8bQCbgYacyeLiFYrKFPrIzoRHvGczzdo6AcGeqOgudzG1Gb3iphvGFDnosjTB+VRIaqTn80pvtYUcQpO/nsQMsese6MKIr1u0XmIG+583vkIhpFol7m+YqAVYZKunU/pyC2grrNc3+g1I+0zrQo4kYzuS9hHwpMlCXKBmT4hTk9gLGojJJPhbEIAWpzVc4mGD0T6nGAlew3Tkd+CjP0nUk9UCOX7jYA3lAUdfJFnajrQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.32) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=g9ZAVJsOgXT0CXSpyMqBAS1xmErFaK2i/ixelqauWDY=;\n b=Jt5P9uWZTCoEP3jZOX9TqWnm7xZKXWrGXXvjoOylYpwmqurxe9wNT4Sk9a9RBsj4wB4IxzfP6rzassafu3n2HRBCkVG0GlmcXfKR3GJtVCeK0scNxouozmTf5YsvDLKZdiInWs3LKVl5Vx5+5jloGcaxj9sL9YXmJaq+sScsi6K1kw4FWjAQ5Of9MGk+hXyCbvDP1mZqTIRZpeKEi7mqLgB0HayeQVyxpacT5LU+PumuvJoepXroCVTgtISb9EXZD095jAQ6sZe0tMp5yK+z/a/y2PIYs0JGegcEdu6s5h8dqdM3Sehin71qs2gGZ+INrc+nWiw+DlFGwC5xF686cw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.32)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.32 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.32; helo=mail.nvidia.com;", "From": "Xueming Li <xuemingl@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<xuemingl@nvidia.com>, Lior Margalit <lmargalit@nvidia.com>, Matan Azrad\n <matan@nvidia.com>, Viacheslav Ovsiienko <viacheslavo@nvidia.com>", "Date": "Sun, 26 Sep 2021 19:19:00 +0800", "Message-ID": "<20210926111904.237736-8-xuemingl@nvidia.com>", "X-Mailer": "git-send-email 2.33.0", "In-Reply-To": "<20210926111904.237736-1-xuemingl@nvidia.com>", "References": "<20210926111904.237736-1-xuemingl@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.5]", "X-ClientProxiedBy": "HQMAIL107.nvidia.com (172.20.187.13) To\n DRHQMAIL107.nvidia.com (10.27.9.16)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "e1de08b1-da06-4f30-d96f-08d980df9751", "X-MS-TrafficTypeDiagnostic": "CH2PR12MB5529:", "X-Microsoft-Antispam-PRVS": "\n <CH2PR12MB5529152FC186DDE8E5045AF5A1A69@CH2PR12MB5529.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:295;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n +e1mBvVjdzU2ICUm/lZfl1z0ncO4+8/28EHZAKxUk5DHYSUd4l8KJ78rHZvnLKhwKl28VzORlynD5e52gSVrPtVOeMJCYQVak20sG74yIsSA6rKbSrWUuA9QJeQFIkNn+I0IzOUa2z13GPmGaUbi08BY+Gvg93XNxWZmy5EQJI593n0ZA7+wMdMh/Gz+isMVz9IYM5rtNdHzG6qsF3P9FF4oU9k+UKhxDoA+W4h/U7P+sCnOmR7oKM59CzBVlUkT3h1SXj5x0vDbbdGmzQY1wOtGO6BhGa2g+Th4w9MOsZesm/ZMUwxY9wCLLx8V2Mi/gzr3X1prpmO3BPvzoeSe4pDxsgNYpKnNuWOdusdwwYFjbRQgh7FjcNwyIRPutOcsksRbWVMH5j+F3VsAt9w2hJb9HkkGK+3vgfXXhsToFnneo03PpxT2lhnqDDzAlPVY6hSuBpq3DNHqRvHbNr9EoEpF/W6xPMDV+1hoOn1dmEM/3+IaL5htnLw9QVTs4VkksRNxoAKfHVCbZcI/0eYdcQwjAThsnIxKlV+y5sER3mS/3SIZWWsDQdJdYCeuNlS6oAc3dfrWUkTd29hR0xXOCaofyxkAWU1M8MWaNa9apTE0IaBqsztVIM5NvGZiK5VrEqMKlsPyF+Fc7FZ3uOG/gFhGD0IWxRjrSMgnk7OwxAmpRV0cTp7bhXWpP8e997n0y6Sd17nBF+e/OQ/ESM6/2Q==", "X-Forefront-Antispam-Report": "CIP:216.228.112.32; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid01.nvidia.com; CAT:NONE;\n SFS:(4636009)(46966006)(36840700001)(83380400001)(6916009)(356005)(336012)(47076005)(316002)(8936002)(54906003)(186003)(16526019)(107886003)(426003)(2616005)(8676002)(2906002)(7636003)(1076003)(6286002)(4326008)(7696005)(5660300002)(36756003)(508600001)(26005)(70586007)(55016002)(36860700001)(70206006)(82310400003)(86362001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "26 Sep 2021 11:20:05.2743 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n e1de08b1-da06-4f30-d96f-08d980df9751", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.32];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT029.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH2PR12MB5529", "Subject": "[dpdk-dev] [PATCH 07/11] net/mlx5: move Rx queue hairpin info to\n private data", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Hairpin info of Rx queue can't be shared, moves to private queue data.\n\nSigned-off-by: Xueming Li <xuemingl@nvidia.com>\n---\n drivers/net/mlx5/mlx5_rx.h | 4 ++--\n drivers/net/mlx5/mlx5_rxq.c | 13 +++++--------\n drivers/net/mlx5/mlx5_trigger.c | 24 ++++++++++++------------\n 3 files changed, 19 insertions(+), 22 deletions(-)", "diff": "diff --git a/drivers/net/mlx5/mlx5_rx.h b/drivers/net/mlx5/mlx5_rx.h\nindex fe19414c130..2ed544556f5 100644\n--- a/drivers/net/mlx5/mlx5_rx.h\n+++ b/drivers/net/mlx5/mlx5_rx.h\n@@ -171,8 +171,6 @@ struct mlx5_rxq_ctrl {\n \tuint32_t flow_tunnels_n[MLX5_FLOW_TUNNEL]; /* Tunnels counters. */\n \tuint32_t wqn; /* WQ number. */\n \tuint16_t dump_file_n; /* Number of dump files. */\n-\tstruct rte_eth_hairpin_conf hairpin_conf; /* Hairpin configuration. */\n-\tuint32_t hairpin_status; /* Hairpin binding status. */\n };\n \n /* RX queue private data. */\n@@ -182,6 +180,8 @@ struct mlx5_rxq_priv {\n \tstruct mlx5_rxq_ctrl *ctrl; /* Shared Rx Queue. */\n \tLIST_ENTRY(mlx5_rxq_priv) owner_entry; /* Entry in shared rxq_ctrl. */\n \tstruct mlx5_priv *priv; /* Back pointer to private data. */\n+\tstruct rte_eth_hairpin_conf hairpin_conf; /* Hairpin configuration. */\n+\tuint32_t hairpin_status; /* Hairpin binding status. */\n };\n \n /* mlx5_rxq.c */\ndiff --git a/drivers/net/mlx5/mlx5_rxq.c b/drivers/net/mlx5/mlx5_rxq.c\nindex 7f28646f55c..21cb1000899 100644\n--- a/drivers/net/mlx5/mlx5_rxq.c\n+++ b/drivers/net/mlx5/mlx5_rxq.c\n@@ -1649,8 +1649,8 @@ mlx5_rxq_hairpin_new(struct rte_eth_dev *dev, struct mlx5_rxq_priv *rxq,\n \ttmpl->rxq.elts_n = log2above(desc);\n \ttmpl->rxq.elts = NULL;\n \ttmpl->rxq.mr_ctrl.cache_bh = (struct mlx5_mr_btree) { 0 };\n-\ttmpl->hairpin_conf = *hairpin_conf;\n \ttmpl->rxq.idx = idx;\n+\trxq->hairpin_conf = *hairpin_conf;\n \tmlx5_rxq_ref(dev, idx);\n \tLIST_INSERT_HEAD(&priv->rxqsctrl, tmpl, next);\n \treturn tmpl;\n@@ -1869,14 +1869,11 @@ const struct rte_eth_hairpin_conf *\n mlx5_rxq_get_hairpin_conf(struct rte_eth_dev *dev, uint16_t idx)\n {\n \tstruct mlx5_priv *priv = dev->data->dev_private;\n-\tstruct mlx5_rxq_ctrl *rxq_ctrl = NULL;\n+\tstruct mlx5_rxq_priv *rxq = mlx5_rxq_get(dev, idx);\n \n-\tif (idx < priv->rxqs_n && (*priv->rxqs)[idx]) {\n-\t\trxq_ctrl = container_of((*priv->rxqs)[idx],\n-\t\t\t\t\tstruct mlx5_rxq_ctrl,\n-\t\t\t\t\trxq);\n-\t\tif (rxq_ctrl->type == MLX5_RXQ_TYPE_HAIRPIN)\n-\t\t\treturn &rxq_ctrl->hairpin_conf;\n+\tif (idx < priv->rxqs_n && rxq != NULL) {\n+\t\tif (rxq->ctrl->type == MLX5_RXQ_TYPE_HAIRPIN)\n+\t\t\treturn &rxq->hairpin_conf;\n \t}\n \treturn NULL;\n }\ndiff --git a/drivers/net/mlx5/mlx5_trigger.c b/drivers/net/mlx5/mlx5_trigger.c\nindex a49254c96f6..f376f4d6fc4 100644\n--- a/drivers/net/mlx5/mlx5_trigger.c\n+++ b/drivers/net/mlx5/mlx5_trigger.c\n@@ -273,7 +273,7 @@ mlx5_hairpin_auto_bind(struct rte_eth_dev *dev)\n \t\t}\n \t\trxq_ctrl = rxq->ctrl;\n \t\tif (rxq_ctrl->type != MLX5_RXQ_TYPE_HAIRPIN ||\n-\t\t rxq_ctrl->hairpin_conf.peers[0].queue != i) {\n+\t\t rxq->hairpin_conf.peers[0].queue != i) {\n \t\t\trte_errno = ENOMEM;\n \t\t\tDRV_LOG(ERR, \"port %u Tx queue %d can't be binded to \"\n \t\t\t\t\"Rx queue %d\", dev->data->port_id,\n@@ -303,7 +303,7 @@ mlx5_hairpin_auto_bind(struct rte_eth_dev *dev)\n \t\tif (ret)\n \t\t\tgoto error;\n \t\t/* Qs with auto-bind will be destroyed directly. */\n-\t\trxq_ctrl->hairpin_status = 1;\n+\t\trxq->hairpin_status = 1;\n \t\ttxq_ctrl->hairpin_status = 1;\n \t\tmlx5_txq_release(dev, i);\n \t}\n@@ -406,9 +406,9 @@ mlx5_hairpin_queue_peer_update(struct rte_eth_dev *dev, uint16_t peer_queue,\n \t\t}\n \t\tpeer_info->qp_id = rxq_ctrl->obj->rq->id;\n \t\tpeer_info->vhca_id = priv->config.hca_attr.vhca_id;\n-\t\tpeer_info->peer_q = rxq_ctrl->hairpin_conf.peers[0].queue;\n-\t\tpeer_info->tx_explicit = rxq_ctrl->hairpin_conf.tx_explicit;\n-\t\tpeer_info->manual_bind = rxq_ctrl->hairpin_conf.manual_bind;\n+\t\tpeer_info->peer_q = rxq->hairpin_conf.peers[0].queue;\n+\t\tpeer_info->tx_explicit = rxq->hairpin_conf.tx_explicit;\n+\t\tpeer_info->manual_bind = rxq->hairpin_conf.manual_bind;\n \t}\n \treturn 0;\n }\n@@ -530,20 +530,20 @@ mlx5_hairpin_queue_peer_bind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn -rte_errno;\n \t\t}\n-\t\tif (rxq_ctrl->hairpin_status != 0) {\n+\t\tif (rxq->hairpin_status != 0) {\n \t\t\tDRV_LOG(DEBUG, \"port %u Rx queue %d is already bound\",\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn 0;\n \t\t}\n \t\tif (peer_info->tx_explicit !=\n-\t\t rxq_ctrl->hairpin_conf.tx_explicit) {\n+\t\t rxq->hairpin_conf.tx_explicit) {\n \t\t\trte_errno = EINVAL;\n \t\t\tDRV_LOG(ERR, \"port %u Rx queue %d and peer Tx rule mode\"\n \t\t\t\t\" mismatch\", dev->data->port_id, cur_queue);\n \t\t\treturn -rte_errno;\n \t\t}\n \t\tif (peer_info->manual_bind !=\n-\t\t rxq_ctrl->hairpin_conf.manual_bind) {\n+\t\t rxq->hairpin_conf.manual_bind) {\n \t\t\trte_errno = EINVAL;\n \t\t\tDRV_LOG(ERR, \"port %u Rx queue %d and peer binding mode\"\n \t\t\t\t\" mismatch\", dev->data->port_id, cur_queue);\n@@ -555,7 +555,7 @@ mlx5_hairpin_queue_peer_bind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\trq_attr.hairpin_peer_vhca = peer_info->vhca_id;\n \t\tret = mlx5_devx_cmd_modify_rq(rxq_ctrl->obj->rq, &rq_attr);\n \t\tif (ret == 0)\n-\t\t\trxq_ctrl->hairpin_status = 1;\n+\t\t\trxq->hairpin_status = 1;\n \t}\n \treturn ret;\n }\n@@ -637,7 +637,7 @@ mlx5_hairpin_queue_peer_unbind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn -rte_errno;\n \t\t}\n-\t\tif (rxq_ctrl->hairpin_status == 0) {\n+\t\tif (rxq->hairpin_status == 0) {\n \t\t\tDRV_LOG(DEBUG, \"port %u Rx queue %d is already unbound\",\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn 0;\n@@ -652,7 +652,7 @@ mlx5_hairpin_queue_peer_unbind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\trq_attr.rq_state = MLX5_SQC_STATE_RST;\n \t\tret = mlx5_devx_cmd_modify_rq(rxq_ctrl->obj->rq, &rq_attr);\n \t\tif (ret == 0)\n-\t\t\trxq_ctrl->hairpin_status = 0;\n+\t\t\trxq->hairpin_status = 0;\n \t}\n \treturn ret;\n }\n@@ -990,7 +990,7 @@ mlx5_hairpin_get_peer_ports(struct rte_eth_dev *dev, uint16_t *peer_ports,\n \t\t\trxq_ctrl = rxq->ctrl;\n \t\t\tif (rxq_ctrl->type != MLX5_RXQ_TYPE_HAIRPIN)\n \t\t\t\tcontinue;\n-\t\t\tpp = rxq_ctrl->hairpin_conf.peers[0].port;\n+\t\t\tpp = rxq->hairpin_conf.peers[0].port;\n \t\t\tif (pp >= RTE_MAX_ETHPORTS) {\n \t\t\t\trte_errno = ERANGE;\n \t\t\t\tDRV_LOG(ERR, \"port %hu queue %u peer port \"\n", "prefixes": [ "07/11" ] }