get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/99075/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 99075,
    "url": "https://patches.dpdk.org/api/patches/99075/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210917080121.329373-8-xuemingl@nvidia.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210917080121.329373-8-xuemingl@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210917080121.329373-8-xuemingl@nvidia.com",
    "date": "2021-09-17T08:01:20",
    "name": "[v3,7/8] app/testpmd: improve forwarding cache miss",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "13fec8d3562e074382521ac4029390631ba1d111",
    "submitter": {
        "id": 1904,
        "url": "https://patches.dpdk.org/api/people/1904/?format=api",
        "name": "Xueming Li",
        "email": "xuemingl@nvidia.com"
    },
    "delegate": {
        "id": 319,
        "url": "https://patches.dpdk.org/api/users/319/?format=api",
        "username": "fyigit",
        "first_name": "Ferruh",
        "last_name": "Yigit",
        "email": "ferruh.yigit@amd.com"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210917080121.329373-8-xuemingl@nvidia.com/mbox/",
    "series": [
        {
            "id": 18996,
            "url": "https://patches.dpdk.org/api/series/18996/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=18996",
            "date": "2021-09-17T08:01:13",
            "name": "ethdev: introduce shared Rx queue",
            "version": 3,
            "mbox": "https://patches.dpdk.org/series/18996/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/99075/comments/",
    "check": "success",
    "checks": "https://patches.dpdk.org/api/patches/99075/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id DFA7EA0C46;\n\tFri, 17 Sep 2021 10:03:14 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id A52E1410EF;\n\tFri, 17 Sep 2021 10:03:07 +0200 (CEST)",
            "from NAM12-BN8-obe.outbound.protection.outlook.com\n (mail-bn8nam12on2085.outbound.protection.outlook.com [40.107.237.85])\n by mails.dpdk.org (Postfix) with ESMTP id 3C5ED410EA\n for <dev@dpdk.org>; Fri, 17 Sep 2021 10:03:06 +0200 (CEST)",
            "from DM5PR07CA0106.namprd07.prod.outlook.com (2603:10b6:4:ae::35) by\n BN6PR12MB1828.namprd12.prod.outlook.com (2603:10b6:404:108::9) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.4523.16; Fri, 17 Sep 2021 08:03:03 +0000",
            "from DM6NAM11FT030.eop-nam11.prod.protection.outlook.com\n (2603:10b6:4:ae:cafe::1b) by DM5PR07CA0106.outlook.office365.com\n (2603:10b6:4:ae::35) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4523.14 via Frontend\n Transport; Fri, 17 Sep 2021 08:03:02 +0000",
            "from mail.nvidia.com (216.228.112.32) by\n DM6NAM11FT030.mail.protection.outlook.com (10.13.172.146) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4523.14 via Frontend Transport; Fri, 17 Sep 2021 08:03:02 +0000",
            "from DRHQMAIL107.nvidia.com (10.27.9.16) by HQMAIL109.nvidia.com\n (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Fri, 17 Sep\n 2021 01:03:02 -0700",
            "from nvidia.com (172.20.187.6) by DRHQMAIL107.nvidia.com\n (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Fri, 17 Sep\n 2021 08:02:59 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=EH8J9zNi+h3ZJ8BtWfoU9VpAQiVJQh8XpCR/55Ov7cVffdO17nSl/0J5aVpnRHI/KMqIVKm1Atfaw7kNejZey7+yq2VIuL9yT756qvfh+po3iUJnMHFEWl8QMEWC67Arop9Ckp0nWIfq9r+k2s+53WyK1aZNtReWlc+ybHNrOljRjd/891do49JMxL4R45vZ3c+//AnBcCe6fn/MFXaUe2bcGiQbf3qODBJicaAod4k0pyYRN1pej0UIPKm8/mWPiE+vDppo5qtpW+1XWAeVEqB+e+WwNe9JQx453AikVGb4qU8OSCxSJTMGihe4ENrtXsL5vry/adUyj1vAqwkhEg==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version;\n bh=2+NteC9+JFGyCgW2bzwjaQu4JMbiCksdu3nbfGWBrzI=;\n b=eVbKKRuKAr8UMtk4q/p1j1zZ7swTfayzYPX7yN5b4NR3xkQ0/KtxD+tU7NtIWk0HkcwOhEtzpQKLThzxz1MBlcGLXSCHT/lwtp5e19MjGAFfGiRUhRvAQNkrrv7kXGzp6XdFQq2E1akMjOLJI6A18Dd7W4AfgBFCE9joxdCbNGT76scMgEe/DNncDmiHBkr+QMcDpgFq5ET5n0q+eYjED+cxZEjFzCyawuwppXMRpzwWzL94lB4G9zeiduHJULRoZIm20eP4xY5g9DCPedXYQXcs3ezicRIBv0TnJiijUnE969npI7LDl9abZmVIcwW1oKtl6Cpwr3YHd9GU2CG9og==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.32) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=2+NteC9+JFGyCgW2bzwjaQu4JMbiCksdu3nbfGWBrzI=;\n b=VXoc1R5RX9d4zPxLfZ7dt6WXptGoVwbMWIFRBX3G5aAgpPsqn0NrIF4bJPYJKZ/d0T6i6J35gpSYsNEY5GuuBusuAjapqD+yRcapScxO4pdHs/82lzEmI4tXzphspIHdsR9gpLpjGap7jmxJqMvyk3/dyIESdJ7tMFFjJZ8SG1aKkQzMk1EXsr0G6kg5eLbtGETg/xYPBIVtC9D586ErRMJFlwsofeyMOD1d7woTUt0XFIu2k1LaU+QZmUqLCBVusxvnGrlxiek9Wew9pL+bdDCGR4Q5bx/x9/ioaXXgyRe6aTFaKmofT+BfEH6vrCv1cp48dELJvC7dnNo4gfXSEA==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.32)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.32 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.32; helo=mail.nvidia.com;",
        "From": "Xueming Li <xuemingl@nvidia.com>",
        "To": "<dev@dpdk.org>",
        "CC": "<xuemingl@nvidia.com>, Jerin Jacob <jerinjacobk@gmail.com>, Ferruh Yigit\n <ferruh.yigit@intel.com>, Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>,\n Viacheslav Ovsiienko <viacheslavo@nvidia.com>, Thomas Monjalon\n <thomas@monjalon.net>, Lior Margalit <lmargalit@nvidia.com>, Xiaoyun Li\n <xiaoyun.li@intel.com>",
        "Date": "Fri, 17 Sep 2021 16:01:20 +0800",
        "Message-ID": "<20210917080121.329373-8-xuemingl@nvidia.com>",
        "X-Mailer": "git-send-email 2.33.0",
        "In-Reply-To": "<20210917080121.329373-1-xuemingl@nvidia.com>",
        "References": "<20210727034204.20649-1-xuemingl@nvidia.com>\n <20210917080121.329373-1-xuemingl@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.187.6]",
        "X-ClientProxiedBy": "HQMAIL101.nvidia.com (172.20.187.10) To\n DRHQMAIL107.nvidia.com (10.27.9.16)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "764e512e-2695-442c-ce5b-08d979b192cd",
        "X-MS-TrafficTypeDiagnostic": "BN6PR12MB1828:",
        "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr",
        "X-Microsoft-Antispam-PRVS": "\n <BN6PR12MB18288A5592E6E9C09DC87A57A1DD9@BN6PR12MB1828.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:4502;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n QJtmtTuDThVZ69Au8j/9vDg6AHM3nUByA+E4QKkwkbn0klARwwiNqKDYzNJT9rFPsGdJ/jOS9OEqIY1026pT6ZP7GsEzLETxk4Yoo1BtDcq2S1DprOFmucoz1hvVg0Xr8p4ZieimiVwmXJNbNpTQ4RdcCUl5TRdS0ZoIVeZovC8hTd9M8lLhixaYS1adbH7MPdQ6UPgkimi/4AbhidbSVWikhMuPUM02LMG78noaIVbj/iB3POHpr/1fAp6u+xc9U5KRdOH8d6+gfUBzIvrpWtgT+XSGTUcmFM8jJquTi3gA1psXI5AaDRKvIhZglAgp0rwuS+dQCvMsxdZ53blIqcK64bcaoqfCfIdZuRUFEAMthBJlM+1+irhMQiuOmUTusxagx1ZgQnFZppWvWqsiE4iNhxr1NIl4Ik7u6pJa1A+EAiqRPIiQtE7e53XQXua8Nxbb3O2xUbgYcNBB6eqw4MriU0pdIw5bs1T7vOqUctwNTKs4wQMH0bhLdyZOQLZu1CMyxRjbdNHTPmsGBpRMJA/YYgBJj1w+k6f2RTKYoeEGlZJBR7k7mD/XRXsHFCDyYzq1iuWdTWEbIhtTKr08gXWZrOT4ssL6xjsvb4SP/MuiKz3uPUNe2faiTT+NUGir7PizJTBDcy24vyUdjSUAB+rbPqbpAc1Q28lCkK6P1NveDv43PfzY3B/vU1c63O2fkNUgYEm3l+rLAY490km+fCGMhZQ1WvWgKiRUMm6b21M=",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.32; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid01.nvidia.com; CAT:NONE;\n SFS:(4636009)(36840700001)(46966006)(6916009)(26005)(86362001)(16526019)(186003)(6666004)(70206006)(8676002)(336012)(36860700001)(36756003)(508600001)(5660300002)(1076003)(82310400003)(47076005)(54906003)(8936002)(7636003)(7696005)(83380400001)(4326008)(2906002)(356005)(55016002)(426003)(6286002)(2616005)(70586007)(316002)(309714004);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "17 Sep 2021 08:03:02.7470 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 764e512e-2695-442c-ce5b-08d979b192cd",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.32];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT030.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN6PR12MB1828",
        "Subject": "[dpdk-dev] [PATCH v3 7/8] app/testpmd: improve forwarding cache miss",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "To minimize cache miss, adds flags and burst size used in forwarding to\nstream, moves condition tests in forwarding to flags in stream.\n\nSigned-off-by: Xueming Li <xuemingl@nvidia.com>\n---\n app/test-pmd/config.c    | 18 ++++++++++++++----\n app/test-pmd/flowgen.c   |  6 +++---\n app/test-pmd/noisy_vnf.c |  2 +-\n app/test-pmd/testpmd.h   | 21 ++++++++++++---------\n app/test-pmd/txonly.c    |  8 ++++----\n 5 files changed, 34 insertions(+), 21 deletions(-)",
    "diff": "diff --git a/app/test-pmd/config.c b/app/test-pmd/config.c\nindex 035247c33f..5cdf8fa082 100644\n--- a/app/test-pmd/config.c\n+++ b/app/test-pmd/config.c\n@@ -3050,6 +3050,16 @@ fwd_topology_tx_port_get(portid_t rxp)\n \t}\n }\n \n+static void\n+fwd_stream_set_common(struct fwd_stream *fs)\n+{\n+\tfs->nb_pkt_per_burst = nb_pkt_per_burst;\n+\tfs->record_burst_stats = !!record_burst_stats;\n+\tfs->record_core_cycles = !!record_core_cycles;\n+\tfs->retry_enabled = !!retry_enabled;\n+\tfs->rxq_share = !!rxq_share;\n+}\n+\n static void\n simple_fwd_config_setup(void)\n {\n@@ -3079,7 +3089,7 @@ simple_fwd_config_setup(void)\n \t\t\t\tfwd_ports_ids[fwd_topology_tx_port_get(i)];\n \t\tfwd_streams[i]->tx_queue  = 0;\n \t\tfwd_streams[i]->peer_addr = fwd_streams[i]->tx_port;\n-\t\tfwd_streams[i]->retry_enabled = retry_enabled;\n+\t\tfwd_stream_set_common(fwd_streams[i]);\n \t}\n }\n \n@@ -3140,7 +3150,7 @@ rss_fwd_config_setup(void)\n \t\tfs->tx_port = fwd_ports_ids[txp];\n \t\tfs->tx_queue = rxq;\n \t\tfs->peer_addr = fs->tx_port;\n-\t\tfs->retry_enabled = retry_enabled;\n+\t\tfwd_stream_set_common(fs);\n \t\trxp++;\n \t\tif (rxp < nb_fwd_ports)\n \t\t\tcontinue;\n@@ -3255,7 +3265,7 @@ dcb_fwd_config_setup(void)\n \t\t\t\tfs->tx_port = fwd_ports_ids[txp];\n \t\t\t\tfs->tx_queue = txq + j % nb_tx_queue;\n \t\t\t\tfs->peer_addr = fs->tx_port;\n-\t\t\t\tfs->retry_enabled = retry_enabled;\n+\t\t\t\tfwd_stream_set_common(fs);\n \t\t\t}\n \t\t\tfwd_lcores[lc_id]->stream_nb +=\n \t\t\t\trxp_dcb_info.tc_queue.tc_rxq[i][tc].nb_queue;\n@@ -3326,7 +3336,7 @@ icmp_echo_config_setup(void)\n \t\t\tfs->tx_port = fs->rx_port;\n \t\t\tfs->tx_queue = rxq;\n \t\t\tfs->peer_addr = fs->tx_port;\n-\t\t\tfs->retry_enabled = retry_enabled;\n+\t\t\tfwd_stream_set_common(fs);\n \t\t\tif (verbose_level > 0)\n \t\t\t\tprintf(\"  stream=%d port=%d rxq=%d txq=%d\\n\",\n \t\t\t\t       sm_id, fs->rx_port, fs->rx_queue,\ndiff --git a/app/test-pmd/flowgen.c b/app/test-pmd/flowgen.c\nindex aa45948b4c..c282f3bcb1 100644\n--- a/app/test-pmd/flowgen.c\n+++ b/app/test-pmd/flowgen.c\n@@ -97,12 +97,12 @@ flow_gen_stream(struct fwd_stream *fs, uint16_t nb_rx,\n \tif (tx_offloads\t& DEV_TX_OFFLOAD_MACSEC_INSERT)\n \t\tol_flags |= PKT_TX_MACSEC;\n \n-\tfor (nb_pkt = 0; nb_pkt < nb_pkt_per_burst; nb_pkt++) {\n+\tfor (nb_pkt = 0; nb_pkt < fs->nb_pkt_per_burst; nb_pkt++) {\n \t\tif (!nb_pkt || !nb_clones) {\n \t\t\tnb_clones = nb_pkt_flowgen_clones;\n \t\t\t/* Logic limitation */\n-\t\t\tif (nb_clones > nb_pkt_per_burst)\n-\t\t\t\tnb_clones = nb_pkt_per_burst;\n+\t\t\tif (nb_clones > fs->nb_pkt_per_burst)\n+\t\t\t\tnb_clones = fs->nb_pkt_per_burst;\n \n \t\t\tpkt = rte_mbuf_raw_alloc(mbp);\n \t\t\tif (!pkt)\ndiff --git a/app/test-pmd/noisy_vnf.c b/app/test-pmd/noisy_vnf.c\nindex 382a4c2aae..56bf6a4e70 100644\n--- a/app/test-pmd/noisy_vnf.c\n+++ b/app/test-pmd/noisy_vnf.c\n@@ -153,7 +153,7 @@ pkt_burst_noisy_vnf(struct fwd_stream *fs)\n \tuint64_t now;\n \n \tnb_rx = rte_eth_rx_burst(fs->rx_port, fs->rx_queue,\n-\t\t\tpkts_burst, nb_pkt_per_burst);\n+\t\t\tpkts_burst, fs->nb_pkt_per_burst);\n \tinc_rx_burst_stats(fs, nb_rx);\n \tif (unlikely(nb_rx == 0))\n \t\tgoto flush;\ndiff --git a/app/test-pmd/testpmd.h b/app/test-pmd/testpmd.h\nindex 4792bef03b..3b8796a7a5 100644\n--- a/app/test-pmd/testpmd.h\n+++ b/app/test-pmd/testpmd.h\n@@ -128,12 +128,17 @@ struct fwd_stream {\n \tqueueid_t  tx_queue;  /**< TX queue to send forwarded packets */\n \tstreamid_t peer_addr; /**< index of peer ethernet address of packets */\n \n-\tunsigned int retry_enabled;\n+\tuint16_t nb_pkt_per_burst;\n+\tunsigned int record_burst_stats:1;\n+\tunsigned int record_core_cycles:1;\n+\tunsigned int retry_enabled:1;\n+\tunsigned int rxq_share:1;\n \n \t/* \"read-write\" results */\n \tuint64_t rx_packets;  /**< received packets */\n \tuint64_t tx_packets;  /**< received packets transmitted */\n \tuint64_t fwd_dropped; /**< received packets not forwarded */\n+\tuint64_t core_cycles; /**< used for RX and TX processing */\n \tuint64_t rx_bad_ip_csum ; /**< received packets has bad ip checksum */\n \tuint64_t rx_bad_l4_csum ; /**< received packets has bad l4 checksum */\n \tuint64_t rx_bad_outer_l4_csum;\n@@ -141,7 +146,6 @@ struct fwd_stream {\n \tuint64_t rx_bad_outer_ip_csum;\n \t/**< received packets having bad outer ip checksum */\n \tunsigned int gro_times;\t/**< GRO operation times */\n-\tuint64_t     core_cycles; /**< used for RX and TX processing */\n \tstruct pkt_burst_stats rx_burst_stats;\n \tstruct pkt_burst_stats tx_burst_stats;\n \tstruct fwd_lcore *lcore; /**< Lcore being scheduled. */\n@@ -750,28 +754,27 @@ port_pci_reg_write(struct rte_port *port, uint32_t reg_off, uint32_t reg_v)\n static inline void\n get_start_cycles(uint64_t *start_tsc)\n {\n-\tif (record_core_cycles)\n-\t\t*start_tsc = rte_rdtsc();\n+\t*start_tsc = rte_rdtsc();\n }\n \n static inline void\n get_end_cycles(struct fwd_stream *fs, uint64_t start_tsc)\n {\n-\tif (record_core_cycles)\n+\tif (unlikely(fs->record_core_cycles))\n \t\tfs->core_cycles += rte_rdtsc() - start_tsc;\n }\n \n static inline void\n inc_rx_burst_stats(struct fwd_stream *fs, uint16_t nb_rx)\n {\n-\tif (record_burst_stats)\n+\tif (unlikely(fs->record_burst_stats))\n \t\tfs->rx_burst_stats.pkt_burst_spread[nb_rx]++;\n }\n \n static inline void\n inc_tx_burst_stats(struct fwd_stream *fs, uint16_t nb_tx)\n {\n-\tif (record_burst_stats)\n+\tif (unlikely(fs->record_burst_stats))\n \t\tfs->tx_burst_stats.pkt_burst_spread[nb_tx]++;\n }\n \n@@ -1032,13 +1035,13 @@ int update_jumbo_frame_offload(portid_t portid);\n static void                                                     \\\n pkt_burst_fwd(struct fwd_stream *fs)                            \\\n {                                                               \\\n-\tstruct rte_mbuf *pkts_burst[nb_pkt_per_burst];          \\\n+\tstruct rte_mbuf *pkts_burst[fs->nb_pkt_per_burst];      \\\n \tuint16_t nb_rx;                                         \\\n \tuint64_t start_tsc = 0;                                 \\\n \t\t\t\t\t\t\t\t\\\n \tget_start_cycles(&start_tsc);                           \\\n \tnb_rx = rte_eth_rx_burst(fs->rx_port, fs->rx_queue,     \\\n-\t\t\tpkts_burst, nb_pkt_per_burst);          \\\n+\t\t\tpkts_burst, fs->nb_pkt_per_burst);      \\\n \tinc_rx_burst_stats(fs, nb_rx);                          \\\n \tif (unlikely(nb_rx == 0))                               \\\n \t\treturn;                                         \\\ndiff --git a/app/test-pmd/txonly.c b/app/test-pmd/txonly.c\nindex aed820f5d3..db6130421c 100644\n--- a/app/test-pmd/txonly.c\n+++ b/app/test-pmd/txonly.c\n@@ -367,8 +367,8 @@ pkt_burst_transmit(struct fwd_stream *fs)\n \teth_hdr.ether_type = rte_cpu_to_be_16(RTE_ETHER_TYPE_IPV4);\n \n \tif (rte_mempool_get_bulk(mbp, (void **)pkts_burst,\n-\t\t\t\tnb_pkt_per_burst) == 0) {\n-\t\tfor (nb_pkt = 0; nb_pkt < nb_pkt_per_burst; nb_pkt++) {\n+\t\t\t\tfs->nb_pkt_per_burst) == 0) {\n+\t\tfor (nb_pkt = 0; nb_pkt < fs->nb_pkt_per_burst; nb_pkt++) {\n \t\t\tif (unlikely(!pkt_burst_prepare(pkts_burst[nb_pkt], mbp,\n \t\t\t\t\t\t\t&eth_hdr, vlan_tci,\n \t\t\t\t\t\t\tvlan_tci_outer,\n@@ -376,12 +376,12 @@ pkt_burst_transmit(struct fwd_stream *fs)\n \t\t\t\t\t\t\tnb_pkt, fs))) {\n \t\t\t\trte_mempool_put_bulk(mbp,\n \t\t\t\t\t\t(void **)&pkts_burst[nb_pkt],\n-\t\t\t\t\t\tnb_pkt_per_burst - nb_pkt);\n+\t\t\t\t\t\tfs->nb_pkt_per_burst - nb_pkt);\n \t\t\t\tbreak;\n \t\t\t}\n \t\t}\n \t} else {\n-\t\tfor (nb_pkt = 0; nb_pkt < nb_pkt_per_burst; nb_pkt++) {\n+\t\tfor (nb_pkt = 0; nb_pkt < fs->nb_pkt_per_burst; nb_pkt++) {\n \t\t\tpkt = rte_mbuf_raw_alloc(mbp);\n \t\t\tif (pkt == NULL)\n \t\t\t\tbreak;\n",
    "prefixes": [
        "v3",
        "7/8"
    ]
}