get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/96598/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 96598,
    "url": "https://patches.dpdk.org/api/patches/96598/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210803083817.1243796-20-wenjun1.wu@intel.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210803083817.1243796-20-wenjun1.wu@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210803083817.1243796-20-wenjun1.wu@intel.com",
    "date": "2021-08-03T08:38:14",
    "name": "[19/22] net/ice: update QinQ switch filter handling",
    "commit_ref": null,
    "pull_url": null,
    "state": "not-applicable",
    "archived": true,
    "hash": "afc4c2a30f1920550e19c40e9790b9322e39a880",
    "submitter": {
        "id": 2083,
        "url": "https://patches.dpdk.org/api/people/2083/?format=api",
        "name": "Wenjun Wu",
        "email": "wenjun1.wu@intel.com"
    },
    "delegate": {
        "id": 1540,
        "url": "https://patches.dpdk.org/api/users/1540/?format=api",
        "username": "qzhan15",
        "first_name": "Qi",
        "last_name": "Zhang",
        "email": "qi.z.zhang@intel.com"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210803083817.1243796-20-wenjun1.wu@intel.com/mbox/",
    "series": [
        {
            "id": 18158,
            "url": "https://patches.dpdk.org/api/series/18158/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=18158",
            "date": "2021-08-03T08:37:55",
            "name": "backport feature support to DPDK 20.11",
            "version": 1,
            "mbox": "https://patches.dpdk.org/series/18158/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/96598/comments/",
    "check": "warning",
    "checks": "https://patches.dpdk.org/api/patches/96598/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 12142A0C41;\n\tTue,  3 Aug 2021 10:59:08 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id B8E2041225;\n\tTue,  3 Aug 2021 10:57:35 +0200 (CEST)",
            "from mga04.intel.com (mga04.intel.com [192.55.52.120])\n by mails.dpdk.org (Postfix) with ESMTP id 8832C411C3\n for <dev@dpdk.org>; Tue,  3 Aug 2021 10:57:17 +0200 (CEST)",
            "from fmsmga008.fm.intel.com ([10.253.24.58])\n by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 03 Aug 2021 01:57:13 -0700",
            "from wuwenjun.sh.intel.com ([10.67.110.197])\n by fmsmga008.fm.intel.com with ESMTP; 03 Aug 2021 01:57:12 -0700"
        ],
        "X-IronPort-AV": [
            "E=McAfee;i=\"6200,9189,10064\"; a=\"211764422\"",
            "E=Sophos;i=\"5.84,291,1620716400\"; d=\"scan'208\";a=\"211764422\"",
            "E=Sophos;i=\"5.84,291,1620716400\"; d=\"scan'208\";a=\"479396687\""
        ],
        "X-ExtLoop1": "1",
        "From": "Wenjun Wu <wenjun1.wu@intel.com>",
        "To": "dev@dpdk.org",
        "Date": "Tue,  3 Aug 2021 16:38:14 +0800",
        "Message-Id": "<20210803083817.1243796-20-wenjun1.wu@intel.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20210803083817.1243796-1-wenjun1.wu@intel.com>",
        "References": "<20210803083817.1243796-1-wenjun1.wu@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Subject": "[dpdk-dev] [PATCH 19/22] net/ice: update QinQ switch filter handling",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "From: Haiyue Wang <haiyue.wang@intel.com>\n\n[ upstream commit 23ea199b732bf54861aaea49e52c1089334b29ae ]\n\nThe hardware outer/inner VLAN protocol types are now updated to map to\nnew interface VLAN protocol types, so update the application to use new\nVLAN protocol types when the rte_flow is QinQ filter type.\n\nSigned-off-by: Haiyue Wang <haiyue.wang@intel.com>\nAcked-by: Qi Zhang <qi.z.zhang@intel.com>\n---\n drivers/net/ice/ice_switch_filter.c | 36 ++++++++++++++++++-----------\n 1 file changed, 22 insertions(+), 14 deletions(-)",
    "diff": "diff --git a/drivers/net/ice/ice_switch_filter.c b/drivers/net/ice/ice_switch_filter.c\nindex 7e4f041a68..455123ee06 100644\n--- a/drivers/net/ice/ice_switch_filter.c\n+++ b/drivers/net/ice/ice_switch_filter.c\n@@ -558,12 +558,17 @@ ice_switch_inset_get(const struct rte_flow_item pattern[],\n \tbool profile_rule = 0;\n \tbool nvgre_valid = 0;\n \tbool vxlan_valid = 0;\n+\tbool qinq_valid = 0;\n \tbool ipv6_valid = 0;\n \tbool ipv4_valid = 0;\n \tbool udp_valid = 0;\n \tbool tcp_valid = 0;\n \tuint16_t j, t = 0;\n \n+\tif (*tun_type == ICE_SW_TUN_AND_NON_TUN_QINQ ||\n+\t    *tun_type == ICE_NON_TUN_QINQ)\n+\t\tqinq_valid = 1;\n+\n \tfor (item = pattern; item->type !=\n \t\t\tRTE_FLOW_ITEM_TYPE_END; item++) {\n \t\tif (item->last) {\n@@ -1101,22 +1106,25 @@ ice_switch_inset_get(const struct rte_flow_item pattern[],\n \t\t\t\treturn 0;\n \t\t\t}\n \n-\t\t\tif (!outer_vlan_valid &&\n-\t\t\t    (*tun_type == ICE_SW_TUN_AND_NON_TUN_QINQ ||\n-\t\t\t     *tun_type == ICE_NON_TUN_QINQ))\n-\t\t\t\touter_vlan_valid = 1;\n-\t\t\telse if (!inner_vlan_valid &&\n-\t\t\t\t (*tun_type == ICE_SW_TUN_AND_NON_TUN_QINQ ||\n-\t\t\t\t  *tun_type == ICE_NON_TUN_QINQ))\n-\t\t\t\tinner_vlan_valid = 1;\n-\t\t\telse if (!inner_vlan_valid)\n-\t\t\t\tinner_vlan_valid = 1;\n+\t\t\tif (qinq_valid) {\n+\t\t\t\tif (!outer_vlan_valid)\n+\t\t\t\t\touter_vlan_valid = 1;\n+\t\t\t\telse\n+\t\t\t\t\tinner_vlan_valid = 1;\n+\t\t\t}\n \n \t\t\tif (vlan_spec && vlan_mask) {\n-\t\t\t\tif (outer_vlan_valid && !inner_vlan_valid) {\n-\t\t\t\t\tlist[t].type = ICE_VLAN_EX;\n-\t\t\t\t\tinput_set |= ICE_INSET_VLAN_OUTER;\n-\t\t\t\t} else if (inner_vlan_valid) {\n+\t\t\t\tif (qinq_valid) {\n+\t\t\t\t\tif (!inner_vlan_valid) {\n+\t\t\t\t\t\tlist[t].type = ICE_VLAN_EX;\n+\t\t\t\t\t\tinput_set |=\n+\t\t\t\t\t\t\tICE_INSET_VLAN_OUTER;\n+\t\t\t\t\t} else {\n+\t\t\t\t\t\tlist[t].type = ICE_VLAN_IN;\n+\t\t\t\t\t\tinput_set |=\n+\t\t\t\t\t\t\tICE_INSET_VLAN_INNER;\n+\t\t\t\t\t}\n+\t\t\t\t} else {\n \t\t\t\t\tlist[t].type = ICE_VLAN_OFOS;\n \t\t\t\t\tinput_set |= ICE_INSET_VLAN_INNER;\n \t\t\t\t}\n",
    "prefixes": [
        "19/22"
    ]
}