Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/95413/?format=api
{ "id": 95413, "url": "https://patches.dpdk.org/api/patches/95413/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210706133257.3353-27-suanmingm@nvidia.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210706133257.3353-27-suanmingm@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210706133257.3353-27-suanmingm@nvidia.com", "date": "2021-07-06T13:32:57", "name": "[v4,26/26] doc: add mlx5 multiple-thread flow insertion optimization", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "b6b96c5fd4db6226896aa8d3d5424900d4b2c425", "submitter": { "id": 1887, "url": "https://patches.dpdk.org/api/people/1887/?format=api", "name": "Suanming Mou", "email": "suanmingm@nvidia.com" }, "delegate": { "id": 3268, "url": "https://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210706133257.3353-27-suanmingm@nvidia.com/mbox/", "series": [ { "id": 17668, "url": "https://patches.dpdk.org/api/series/17668/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17668", "date": "2021-07-06T13:32:31", "name": "net/mlx5: insertion rate optimization", "version": 4, "mbox": "https://patches.dpdk.org/series/17668/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/95413/comments/", "check": "warning", "checks": "https://patches.dpdk.org/api/patches/95413/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id B5FE9A0C47;\n\tTue, 6 Jul 2021 15:36:57 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 646944144F;\n\tTue, 6 Jul 2021 15:34:10 +0200 (CEST)", "from NAM11-CO1-obe.outbound.protection.outlook.com\n (mail-co1nam11on2074.outbound.protection.outlook.com [40.107.220.74])\n by mails.dpdk.org (Postfix) with ESMTP id 918964144F\n for <dev@dpdk.org>; Tue, 6 Jul 2021 15:34:08 +0200 (CEST)", "from BN0PR04CA0082.namprd04.prod.outlook.com (2603:10b6:408:ea::27)\n by BN6PR12MB1681.namprd12.prod.outlook.com (2603:10b6:405:7::16) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.27; Tue, 6 Jul\n 2021 13:34:06 +0000", "from BN8NAM11FT031.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:ea:cafe::16) by BN0PR04CA0082.outlook.office365.com\n (2603:10b6:408:ea::27) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.19 via Frontend\n Transport; Tue, 6 Jul 2021 13:34:06 +0000", "from mail.nvidia.com (216.228.112.34) by\n BN8NAM11FT031.mail.protection.outlook.com (10.13.177.25) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4287.22 via Frontend Transport; Tue, 6 Jul 2021 13:34:06 +0000", "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 6 Jul\n 2021 13:34:02 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=iei0AtFdcsh83tBEt5hstxoxi4lZ2hDPdA6BDqbva1KdKaCELzvHWdomBmsJXqH8DPNeX29nFdnCZ3ScIwlKYnhFIMyqwagTOhWqkAAOfBEG6v0adteJNa0YBIH/wJ2tDpCgVU47c/TIauBRAP9ApinffNl722ux1hjIKqP1OAo7ElY5nq2yGT+zN81RuHxE+xrueRg/jGU/lkpp11vQcfFeCWbontGQNGRxuYJMEZPnUbeRw1tBuU2JJz92JI3g5P2zc6Pc3LloonrerlaR1qyDUiIb6BAkqqnN8qzu72s8B21U52yZnX+Fwkqr58Qg6OgHw/wI8cvkISbPnLpCdQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=m1byLnsPubj6grct8PqnjJOXfz9AAMWXDrZRTuJx+V0=;\n b=TwiRILlFUw++vI6TgEOFZLHePuWXuUSIyQwkxdec2/OEljUqwdAk4vQfmnQFeIQZoocKH/DoMKAfc4Lmhd07LfpBiNJLclV4kDYrCU9klIUa1r6a5i7B7+wYk6vrkIUTvcCYWbq8kJQDcVAea0GTIpFPEJaO60nxv1PferQnCwSFrXcM4nh8nAohMwZ6CBVzfcUApOA2ILjqZJ+chuEceMO18W40GksfiosWT39XM5rXy/cce2BT7E0czONGlGxz9BBZ9It03djcjQ9+REWF3IEI0oNFypLUwYA5t0J+3rjPNfGoSlLDz71kDA6HMEa+8GGyy4gQD4mXyxwCfH94fA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=m1byLnsPubj6grct8PqnjJOXfz9AAMWXDrZRTuJx+V0=;\n b=e5PzTw5Si5BoL2cfEHtKqfpp2jvLiUs3z7WYUPTbISpLGhcVrr307XRoqrjRShO2gHuPTujeKQLND8KO3sENyr310x+I8S/Lh3syHHccPLCIVoLHSECqI7zzKPmN5kALJlrwKb/bL7gqCX5NCNopX8jm3pieWpNZ3YIajiM3NyQzxaCSqNCmL8lOeP/L68boA6BFCN3sghHCWeM/pzNtNcAZnLSyt+dIheLqM+koTeepsK2KEFAVNny4DvESEi57RHayQfucECCOiG5Dww4NSOdIoEKKeYht/9BfDb1kmQRWYIStVN2UbIRVoBs+H90TbpO4BG5cZzOWnxfyNmZiqw==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Suanming Mou <suanmingm@nvidia.com>", "To": "<viacheslavo@nvidia.com>, <matan@nvidia.com>", "CC": "<rasland@nvidia.com>, <orika@nvidia.com>, <dev@dpdk.org>", "Date": "Tue, 6 Jul 2021 16:32:57 +0300", "Message-ID": "<20210706133257.3353-27-suanmingm@nvidia.com>", "X-Mailer": "git-send-email 2.18.1", "In-Reply-To": "<20210706133257.3353-1-suanmingm@nvidia.com>", "References": "<20210527093403.1153127-1-suanmingm@nvidia.com>\n <20210706133257.3353-1-suanmingm@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL101.nvidia.com (172.20.187.10) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "c9052e29-32fb-476e-4705-08d94082ba8c", "X-MS-TrafficTypeDiagnostic": "BN6PR12MB1681:", "X-Microsoft-Antispam-PRVS": "\n <BN6PR12MB16818F8B10974B55C8B80EB3C11B9@BN6PR12MB1681.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:576;", "X-MS-Exchange-SenderADCheck": "1", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n ntPsDp3Kvlyr0P+VeyL60lXLT6Xflf4W7jYO318HWVxFuRyq6v63I+Z5AFObXNPmzDQljabDHqTgCR9YMdSw9MbR3UEZUSIO9om7OmZsbGAaaznPvPfaFBwW9jD74l+7GvnzljZBSkfwv22YKgUAu8C7LMww0krQ4r93RllpIp+FUWCqSspZiz5QCVdfb8mrahAIlfw2MSYr86sD7EFKAlKCjPwrFmDUKC038F/xyKRGzxJL5sziIWoOn4NmP3BCmNBZRo8OVwYe1igYkktaZWvz0vV5OQ7hIof48ghssx7cArixyf1f9Vjrg2o6hh7lVUzMhIAkbyVWRwz3mT/cBlU3hyzQtdMiRYDLxLlJtV0E4D4xBitbjfvtSENDzBEgOo93/+9Bq42ATzaI6c/JAX6Wqp+pfeLde34HPe+fIb18LFHYHSiuYmJKPOoi9F9oyNQhwgW3AK2E67xeR/yEABp1aSyNcQXC3QWNDAmMrLD/LjVL/cwJgYDB3lqZFdxQUBWc18uLF8otp3bYjRdtH5poQhVozQrcVtHbrOtcrjm3tZyzfI0mx80Pn2346JMYpRVzPUgGPPF98Nh2OSvfwPbKvJVx2rzWburT9uHYshKMbF9eDBhUGSKbfA6dpRPx19lgrSjySChxdjvzWZ6vS6zpPuVpdsuH5OdmpArfK0fA6PVIieIphCRpE54oNpks/oplkH7HJVlQbDVSXtgmkw==", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(376002)(346002)(136003)(396003)(39860400002)(46966006)(36840700001)(316002)(82740400003)(70586007)(47076005)(70206006)(16526019)(5660300002)(55016002)(2906002)(6636002)(7696005)(82310400003)(478600001)(54906003)(6666004)(336012)(426003)(356005)(1076003)(83380400001)(186003)(26005)(8676002)(110136005)(2616005)(7636003)(86362001)(4326008)(8936002)(36860700001)(6286002)(36906005)(36756003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "06 Jul 2021 13:34:06.7688 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n c9052e29-32fb-476e-4705-08d94082ba8c", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT031.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN6PR12MB1681", "Subject": "[dpdk-dev] [PATCH v4 26/26] doc: add mlx5 multiple-thread flow\n insertion optimization", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "This commit adds the multiple-thread flow insertion optimization\ndescription.\n\nSigned-off-by: Suanming Mou <suanmingm@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n doc/guides/nics/mlx5.rst | 5 +++++\n doc/guides/rel_notes/release_21_08.rst | 6 ++++++\n 2 files changed, 11 insertions(+)", "diff": "diff --git a/doc/guides/nics/mlx5.rst b/doc/guides/nics/mlx5.rst\nindex a16af32e67..d7d7ba9741 100644\n--- a/doc/guides/nics/mlx5.rst\n+++ b/doc/guides/nics/mlx5.rst\n@@ -445,6 +445,11 @@ Limitations\n - 256 ports maximum.\n - 4M connections maximum.\n \n+- Multiple-thread flow insertion:\n+\n+ - In order to achieve best insertion rate, application should manage the flows on the rte-lcore.\n+ - Better to configure ``reclaim_mem_mode`` as 0 to accelerate the flow object allocate and release with cache.\n+\n Statistics\n ----------\n \ndiff --git a/doc/guides/rel_notes/release_21_08.rst b/doc/guides/rel_notes/release_21_08.rst\nindex 0a05cb02fa..d187edc303 100644\n--- a/doc/guides/rel_notes/release_21_08.rst\n+++ b/doc/guides/rel_notes/release_21_08.rst\n@@ -68,6 +68,12 @@ New Features\n usecases. Configuration happens via standard rawdev enq/deq operations. See\n the :doc:`../rawdevs/cnxk_bphy` rawdev guide for more details on this driver.\n \n+* **Updated Mellanox mlx5 driver.**\n+\n+ Updated the Mellanox mlx5 driver with new features and improvements, including:\n+\n+ * Optimize multiple-thread flow insertion rate.\n+\n \n Removed Items\n -------------\n", "prefixes": [ "v4", "26/26" ] }