Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/95136/?format=api
{ "id": 95136, "url": "https://patches.dpdk.org/api/patches/95136/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210701132609.53727-6-shirik@nvidia.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210701132609.53727-6-shirik@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210701132609.53727-6-shirik@nvidia.com", "date": "2021-07-01T13:25:59", "name": "[v5,05/15] crypto/mlx5: add queue pairs operations", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "340352fc8fc01601eecbfa3f7ca112e4049f1f6e", "submitter": { "id": 1894, "url": "https://patches.dpdk.org/api/people/1894/?format=api", "name": "Shiri Kuzin", "email": "shirik@nvidia.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210701132609.53727-6-shirik@nvidia.com/mbox/", "series": [ { "id": 17580, "url": "https://patches.dpdk.org/api/series/17580/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17580", "date": "2021-07-01T13:25:54", "name": "drivers: introduce mlx5 crypto PMD", "version": 5, "mbox": "https://patches.dpdk.org/series/17580/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/95136/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/95136/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 58752A0A0C;\n\tThu, 1 Jul 2021 15:27:33 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 323DA41303;\n\tThu, 1 Jul 2021 15:27:17 +0200 (CEST)", "from NAM10-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam10on2084.outbound.protection.outlook.com [40.107.94.84])\n by mails.dpdk.org (Postfix) with ESMTP id 8CB63412E9\n for <dev@dpdk.org>; Thu, 1 Jul 2021 15:27:13 +0200 (CEST)", "from BN8PR12CA0024.namprd12.prod.outlook.com (2603:10b6:408:60::37)\n by BN7PR12MB2594.namprd12.prod.outlook.com (2603:10b6:408:28::32)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4264.19; Thu, 1 Jul\n 2021 13:27:12 +0000", "from BN8NAM11FT042.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:60:cafe::aa) by BN8PR12CA0024.outlook.office365.com\n (2603:10b6:408:60::37) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.21 via Frontend\n Transport; Thu, 1 Jul 2021 13:27:12 +0000", "from mail.nvidia.com (216.228.112.34) by\n BN8NAM11FT042.mail.protection.outlook.com (10.13.177.85) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4287.22 via Frontend Transport; Thu, 1 Jul 2021 13:27:11 +0000", "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 1 Jul\n 2021 13:26:57 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=JNxy95euCGuE3D5UNpDNvslxh/qjgz//W+nX3H7p6Vju/d5kitn5OF0OvO7CKhJrBC72HZWBMNSOaGH9Jh/0j2/6OQNDhatpBvJI5UTtmX9WmasbRRvjocnzpyU7OECc1MUz63IF+A5yQAwI7i8mvWFpgVH2gYkwCgBWWp2qhVIR/gt1kfbDhXTymLkKZO2DlZSW2fd7ve+DxElNLcQOpl4MDWxwpKgfdo9TiZrII5REJBVQ7oSwN/CNoxBzhbeU9NBSW8f8rD+u4a9XkcKpHySmSsAHQEibSSP8gW+CouGqNmxZfen88H3MhLduK7+T4f33/bpMdw3rAhyl/GuZAA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=+xCbH4eDchMlFs7nT2/QmDwZNqdAOohlZFwWkU3AmMA=;\n b=GLB5UGa7Ur+V2/m0aLJUR1PVWKslqAjURVrqnMN9RCAp9UbYwbMGnLmqLh/JL20fl4084b8/Sw+rM690NBy0HMb35bzMKmiqDrfOteS4p36OE7lPT1R38A62f9I5+rVhH+HAP+PBJF7NP95gNOvIvni+K9LGPRdHSHdZqie8xA7ULos7RojgS4q2wCd+gLC5haSeauxuZdsy7oIFcqF9YtN0SEAhU10Ks0m6VjN/i6Ntt8QXEbi1CZSjbRoB2uhSo1/O0mwhb+oehA8xQP02fX8nsimHHmS7jgP1/tTyo5mcviX7jEVjZn4jDH85HwD5hvEWJwvQdgMWOuXWCU6CVg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=+xCbH4eDchMlFs7nT2/QmDwZNqdAOohlZFwWkU3AmMA=;\n b=UnEuOE5rp7tHeKFZ6iuY1qB6L42XPq/+kEWQ11r0MSjmZ4yvYDr9MXu3fh59yl1v4Kp+5NmL0pcdjBcK2YCOTWDH8Nq2Snelbjuj91oDfUmig2tkcQ1lSJk6ga1OvfSRCGm2Jy8MwtpTTnDXUFOEE1bkNZb624Bd1gDtOY69pMEMQOKROSfTmXeQgFqDsl0VxgDr70QkOZC7Nfr5XSG+74RSz+6j+nF2LzUwNmc/7ZCYmvMZX8JItaZH4/H69eMpwnDPWTQdH7Tt3PH4CXLBmJ9xu80Fs5vNeQ+BEDQEWShxn8r1E7RKrPQ62UNi5d9SV0cbWtsLpSo8JD5pUBKI4A==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; marvell.com; dkim=none (message not signed)\n header.d=none;marvell.com; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Shiri Kuzin <shirik@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<matan@nvidia.com>, <gakhil@marvell.com>, <suanmingm@nvidia.com>", "Date": "Thu, 1 Jul 2021 16:25:59 +0300", "Message-ID": "<20210701132609.53727-6-shirik@nvidia.com>", "X-Mailer": "git-send-email 2.27.0", "In-Reply-To": "<20210701132609.53727-1-shirik@nvidia.com>", "References": "<20210509160507.224644-1-matan@nvidia.com>\n <20210701132609.53727-1-shirik@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL107.nvidia.com (172.20.187.13) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "5eab817b-55ee-4bf2-a459-08d93c93ef2e", "X-MS-TrafficTypeDiagnostic": "BN7PR12MB2594:", "X-Microsoft-Antispam-PRVS": "\n <BN7PR12MB25943F8D24F7B6412C04BDB2AA009@BN7PR12MB2594.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:2512;", "X-MS-Exchange-SenderADCheck": "1", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n EhkbhXysEBdlMyh8U2m+h4cnI80SNCO374gFXcT+ox9P8uXUI09Px9Mx8oXvZUGITExZopP4pglUIm+s4p8ar9RzjsCbAuwxrlOX4PqtMEKzlxPU7hX4WUD3O/AnMM1JvnRJlFFtWeTkjoshS+CuiEBkml8lB6AnsdXF4ucqSNoG8mvzK/N8FmbfaOiwj6wwkR2MPYYakT1w57yY+DWoobyeOlEHRy7/Z7Rh87T4xhCT6+4ww16LQR2aTahiIk8sal/xKAwH+ej94qE+hqRlPjGphbFTg548AiSFVED+MKNkPePxdvtWXEAR6byKKxj/AXMaedsx/RBFHjcl9OBJVAX3TO1/SREoLnpvI37Bna2MALkMGkaqwSfgMlWoQKJzv1YzBiYvI5w/kLNV3JgQE0UbkbLpu82cAtta6hs+/qrlBHEBidUu9Ib3vaUlQZwIf5Wm4lBLJP5jr6FikCqy35fJ+TaH8k8FhFjLK/egS8wy8J6nGmaG5X0csKOWZfILZ/+iLjS4ejpuvDRr76Ks9oPOq2hu9z9CJnpz032bhiyzbDguiz8Ga0IRF+Ii10jijz6IeXfnlTnAjdk2MVJ1+P/yRNV5GgAhYpXceXTyq3cOwziuHvd2ctVcD6pKa1IBASxCPxdsRUH3dFVrgJgMuA9qqili9po5eZS5ynm/IiWNOKflddGzqzpCWkC3fsobmuxi1E9cw99s2YU1s1cIlw==", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(396003)(39860400002)(346002)(136003)(376002)(36840700001)(46966006)(6286002)(83380400001)(7696005)(5660300002)(70206006)(70586007)(16526019)(86362001)(8676002)(26005)(186003)(54906003)(107886003)(36860700001)(36906005)(4326008)(36756003)(8936002)(1076003)(316002)(478600001)(47076005)(82740400003)(6916009)(2616005)(356005)(7636003)(55016002)(426003)(2906002)(336012)(82310400003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "01 Jul 2021 13:27:11.8487 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 5eab817b-55ee-4bf2-a459-08d93c93ef2e", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT042.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN7PR12MB2594", "Subject": "[dpdk-dev] [PATCH v5 05/15] crypto/mlx5: add queue pairs operations", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "The HW queue pairs are a pair of send queue and receive queue of\nindependent work queues packed together in one object for the purpose\nof transferring data between nodes of a network.\n\nCompletion Queue is a FIFO queue of completed work requests.\n\nIn crypto driver we use one QP in loopback in order to encrypt and\ndecrypt data locally without sending it to the wire.\nIn the configured QP we only use the SQ to perform the encryption and\ndecryption operations.\n\nAdded implementation for the QP setup function which creates the CQ,\ncreates the QP and changes its state to RTS (ready to send).\n\nAdded implementation for the release QP function to release all the QP\nresources.\n\nAdded the ops structure that contains any operation which is supported\nby the cryptodev.\n\nSigned-off-by: Shiri Kuzin <shirik@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/crypto/mlx5/mlx5_crypto.c | 129 +++++++++++++++++++++++++++++-\n drivers/crypto/mlx5/mlx5_crypto.h | 11 +++\n 2 files changed, 137 insertions(+), 3 deletions(-)", "diff": "diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c\nindex 0ce46ffd2f..f1d690c750 100644\n--- a/drivers/crypto/mlx5/mlx5_crypto.c\n+++ b/drivers/crypto/mlx5/mlx5_crypto.c\n@@ -7,6 +7,7 @@\n #include <rte_errno.h>\n #include <rte_log.h>\n #include <rte_pci.h>\n+#include <rte_memory.h>\n \n #include <mlx5_glue.h>\n #include <mlx5_common.h>\n@@ -19,6 +20,7 @@\n \n #define MLX5_CRYPTO_DRIVER_NAME mlx5_crypto\n #define MLX5_CRYPTO_LOG_NAME pmd.crypto.mlx5\n+#define MLX5_CRYPTO_MAX_QPS 1024\n \n #define MLX5_CRYPTO_FEATURE_FLAGS \\\n \t(RTE_CRYPTODEV_FF_SYMMETRIC_CRYPTO | RTE_CRYPTODEV_FF_HW_ACCELERATED | \\\n@@ -94,7 +96,7 @@ mlx5_crypto_dev_infos_get(struct rte_cryptodev *dev,\n \t\tdev_info->driver_id = mlx5_crypto_driver_id;\n \t\tdev_info->feature_flags = MLX5_CRYPTO_FEATURE_FLAGS;\n \t\tdev_info->capabilities = mlx5_crypto_caps;\n-\t\tdev_info->max_nb_queue_pairs = 0;\n+\t\tdev_info->max_nb_queue_pairs = MLX5_CRYPTO_MAX_QPS;\n \t\tdev_info->min_mbuf_headroom_req = 0;\n \t\tdev_info->min_mbuf_tailroom_req = 0;\n \t\tdev_info->sym.max_nb_sessions = 0;\n@@ -235,6 +237,127 @@ mlx5_crypto_sym_session_clear(struct rte_cryptodev *dev,\n \tDRV_LOG(DEBUG, \"Session %p was cleared.\", spriv);\n }\n \n+static int\n+mlx5_crypto_queue_pair_release(struct rte_cryptodev *dev, uint16_t qp_id)\n+{\n+\tstruct mlx5_crypto_qp *qp = dev->data->queue_pairs[qp_id];\n+\n+\tif (qp->qp_obj != NULL)\n+\t\tclaim_zero(mlx5_devx_cmd_destroy(qp->qp_obj));\n+\tif (qp->umem_obj != NULL)\n+\t\tclaim_zero(mlx5_glue->devx_umem_dereg(qp->umem_obj));\n+\tif (qp->umem_buf != NULL)\n+\t\trte_free(qp->umem_buf);\n+\tmlx5_devx_cq_destroy(&qp->cq_obj);\n+\trte_free(qp);\n+\tdev->data->queue_pairs[qp_id] = NULL;\n+\treturn 0;\n+}\n+\n+static int\n+mlx5_crypto_qp2rts(struct mlx5_crypto_qp *qp)\n+{\n+\t/*\n+\t * In Order to configure self loopback, when calling these functions the\n+\t * remote QP id that is used is the id of the same QP.\n+\t */\n+\tif (mlx5_devx_cmd_modify_qp_state(qp->qp_obj, MLX5_CMD_OP_RST2INIT_QP,\n+\t\t\t\t\t qp->qp_obj->id)) {\n+\t\tDRV_LOG(ERR, \"Failed to modify QP to INIT state(%u).\",\n+\t\t\trte_errno);\n+\t\treturn -1;\n+\t}\n+\tif (mlx5_devx_cmd_modify_qp_state(qp->qp_obj, MLX5_CMD_OP_INIT2RTR_QP,\n+\t\t\t\t\t qp->qp_obj->id)) {\n+\t\tDRV_LOG(ERR, \"Failed to modify QP to RTR state(%u).\",\n+\t\t\trte_errno);\n+\t\treturn -1;\n+\t}\n+\tif (mlx5_devx_cmd_modify_qp_state(qp->qp_obj, MLX5_CMD_OP_RTR2RTS_QP,\n+\t\t\t\t\t qp->qp_obj->id)) {\n+\t\tDRV_LOG(ERR, \"Failed to modify QP to RTS state(%u).\",\n+\t\t\trte_errno);\n+\t\treturn -1;\n+\t}\n+\treturn 0;\n+}\n+\n+static int\n+mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id,\n+\t\t\t const struct rte_cryptodev_qp_conf *qp_conf,\n+\t\t\t int socket_id)\n+{\n+\tstruct mlx5_crypto_priv *priv = dev->data->dev_private;\n+\tstruct mlx5_devx_qp_attr attr = {0};\n+\tstruct mlx5_crypto_qp *qp;\n+\tuint16_t log_nb_desc = rte_log2_u32(qp_conf->nb_descriptors);\n+\tuint32_t umem_size = RTE_BIT32(log_nb_desc) *\n+\t\t\t MLX5_CRYPTO_WQE_SET_SIZE +\n+\t\t\t sizeof(*qp->db_rec) * 2;\n+\tuint32_t alloc_size = sizeof(*qp);\n+\tstruct mlx5_devx_cq_attr cq_attr = {\n+\t\t.uar_page_id = mlx5_os_get_devx_uar_page_id(priv->uar),\n+\t};\n+\n+\tif (dev->data->queue_pairs[qp_id] != NULL)\n+\t\tmlx5_crypto_queue_pair_release(dev, qp_id);\n+\talloc_size = RTE_ALIGN(alloc_size, RTE_CACHE_LINE_SIZE);\n+\talloc_size += sizeof(struct rte_crypto_op *) * RTE_BIT32(log_nb_desc);\n+\tqp = rte_zmalloc_socket(__func__, alloc_size, RTE_CACHE_LINE_SIZE,\n+\t\t\t\tsocket_id);\n+\tif (qp == NULL) {\n+\t\tDRV_LOG(ERR, \"Failed to allocate QP memory.\");\n+\t\trte_errno = ENOMEM;\n+\t\treturn -rte_errno;\n+\t}\n+\tif (mlx5_devx_cq_create(priv->ctx, &qp->cq_obj, log_nb_desc,\n+\t\t\t\t&cq_attr, socket_id) != 0) {\n+\t\tDRV_LOG(ERR, \"Failed to create CQ.\");\n+\t\tgoto error;\n+\t}\n+\tqp->umem_buf = rte_zmalloc_socket(__func__, umem_size, 4096, socket_id);\n+\tif (qp->umem_buf == NULL) {\n+\t\tDRV_LOG(ERR, \"Failed to allocate QP umem.\");\n+\t\trte_errno = ENOMEM;\n+\t\tgoto error;\n+\t}\n+\tqp->umem_obj = mlx5_glue->devx_umem_reg(priv->ctx,\n+\t\t\t\t\t (void *)(uintptr_t)qp->umem_buf,\n+\t\t\t\t\t umem_size,\n+\t\t\t\t\t IBV_ACCESS_LOCAL_WRITE);\n+\tif (qp->umem_obj == NULL) {\n+\t\tDRV_LOG(ERR, \"Failed to register QP umem.\");\n+\t\tgoto error;\n+\t}\n+\tattr.pd = priv->pdn;\n+\tattr.uar_index = mlx5_os_get_devx_uar_page_id(priv->uar);\n+\tattr.cqn = qp->cq_obj.cq->id;\n+\tattr.log_page_size = rte_log2_u32(sysconf(_SC_PAGESIZE));\n+\tattr.rq_size = 0;\n+\tattr.sq_size = RTE_BIT32(log_nb_desc);\n+\tattr.dbr_umem_valid = 1;\n+\tattr.wq_umem_id = qp->umem_obj->umem_id;\n+\tattr.wq_umem_offset = 0;\n+\tattr.dbr_umem_id = qp->umem_obj->umem_id;\n+\tattr.dbr_address = RTE_BIT64(log_nb_desc) *\n+\t\t\t MLX5_CRYPTO_WQE_SET_SIZE;\n+\tqp->qp_obj = mlx5_devx_cmd_create_qp(priv->ctx, &attr);\n+\tif (qp->qp_obj == NULL) {\n+\t\tDRV_LOG(ERR, \"Failed to create QP(%u).\", rte_errno);\n+\t\tgoto error;\n+\t}\n+\tqp->db_rec = RTE_PTR_ADD(qp->umem_buf, (uintptr_t)attr.dbr_address);\n+\tif (mlx5_crypto_qp2rts(qp))\n+\t\tgoto error;\n+\tqp->ops = (struct rte_crypto_op **)RTE_ALIGN((uintptr_t)(qp + 1),\n+\t\t\t\t\t\t\t RTE_CACHE_LINE_SIZE);\n+\tdev->data->queue_pairs[qp_id] = qp;\n+\treturn 0;\n+error:\n+\tmlx5_crypto_queue_pair_release(dev, qp_id);\n+\treturn -1;\n+}\n+\n static struct rte_cryptodev_ops mlx5_crypto_ops = {\n \t.dev_configure\t\t\t= mlx5_crypto_dev_configure,\n \t.dev_start\t\t\t= NULL,\n@@ -243,8 +366,8 @@ static struct rte_cryptodev_ops mlx5_crypto_ops = {\n \t.dev_infos_get\t\t\t= mlx5_crypto_dev_infos_get,\n \t.stats_get\t\t\t= NULL,\n \t.stats_reset\t\t\t= NULL,\n-\t.queue_pair_setup\t\t= NULL,\n-\t.queue_pair_release\t\t= NULL,\n+\t.queue_pair_setup\t\t= mlx5_crypto_queue_pair_setup,\n+\t.queue_pair_release\t\t= mlx5_crypto_queue_pair_release,\n \t.sym_session_get_size\t\t= mlx5_crypto_sym_session_get_size,\n \t.sym_session_configure\t\t= mlx5_crypto_sym_session_configure,\n \t.sym_session_clear\t\t= mlx5_crypto_sym_session_clear,\ndiff --git a/drivers/crypto/mlx5/mlx5_crypto.h b/drivers/crypto/mlx5/mlx5_crypto.h\nindex 4c07356028..a3bc65b0ed 100644\n--- a/drivers/crypto/mlx5/mlx5_crypto.h\n+++ b/drivers/crypto/mlx5/mlx5_crypto.h\n@@ -11,9 +11,11 @@\n #include <rte_cryptodev_pmd.h>\n \n #include <mlx5_common_utils.h>\n+#include <mlx5_common_devx.h>\n \n #define MLX5_CRYPTO_DEK_HTABLE_SZ (1 << 11)\n #define MLX5_CRYPTO_KEY_LENGTH 80\n+#define MLX5_CRYPTO_WQE_SET_SIZE 1024\n \n struct mlx5_crypto_priv {\n \tTAILQ_ENTRY(mlx5_crypto_priv) next;\n@@ -27,6 +29,15 @@ struct mlx5_crypto_priv {\n \tstruct rte_cryptodev_config dev_config;\n };\n \n+struct mlx5_crypto_qp {\n+\tstruct mlx5_devx_cq cq_obj;\n+\tstruct mlx5_devx_obj *qp_obj;\n+\tstruct mlx5dv_devx_umem *umem_obj;\n+\tvoid *umem_buf;\n+\tvolatile uint32_t *db_rec;\n+\tstruct rte_crypto_op **ops;\n+};\n+\n struct mlx5_crypto_dek {\n \tstruct mlx5_hlist_entry entry; /* Pointer to DEK hash list entry. */\n \tstruct mlx5_devx_obj *obj; /* Pointer to DEK DevX object. */\n", "prefixes": [ "v5", "05/15" ] }