Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 95093,
    "url": "https://patches.dpdk.org/api/patches/95093/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210701063916.2016763-1-michaelba@nvidia.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210701063916.2016763-1-michaelba@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210701063916.2016763-1-michaelba@nvidia.com",
    "date": "2021-07-01T06:39:13",
    "name": "[v2,1/4] regex/mlx5: fix size of setup constants",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "7116e658e803a4ebc63a8488ceb00708558457be",
    "submitter": {
        "id": 1949,
        "url": "https://patches.dpdk.org/api/people/1949/?format=api",
        "name": "Michael Baum",
        "email": "michaelba@nvidia.com"
    },
    "delegate": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/users/1/?format=api",
        "username": "tmonjalo",
        "first_name": "Thomas",
        "last_name": "Monjalon",
        "email": "thomas@monjalon.net"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210701063916.2016763-1-michaelba@nvidia.com/mbox/",
    "series": [
        {
            "id": 17559,
            "url": "https://patches.dpdk.org/api/series/17559/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17559",
            "date": "2021-07-01T06:39:13",
            "name": "[v2,1/4] regex/mlx5: fix size of setup constants",
            "version": 2,
            "mbox": "https://patches.dpdk.org/series/17559/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/95093/comments/",
    "check": "success",
    "checks": "https://patches.dpdk.org/api/patches/95093/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id A1500A0A0C;\n\tThu,  1 Jul 2021 08:40:02 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 5FD7F40141;\n\tThu,  1 Jul 2021 08:40:02 +0200 (CEST)",
            "from NAM11-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam11on2059.outbound.protection.outlook.com [40.107.223.59])\n by mails.dpdk.org (Postfix) with ESMTP id F257440040;\n Thu,  1 Jul 2021 08:40:00 +0200 (CEST)",
            "from MWHPR17CA0088.namprd17.prod.outlook.com (2603:10b6:300:c2::26)\n by DM6PR12MB4300.namprd12.prod.outlook.com (2603:10b6:5:21a::21) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4264.20; Thu, 1 Jul\n 2021 06:39:59 +0000",
            "from CO1NAM11FT056.eop-nam11.prod.protection.outlook.com\n (2603:10b6:300:c2:cafe::2c) by MWHPR17CA0088.outlook.office365.com\n (2603:10b6:300:c2::26) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4287.23 via Frontend\n Transport; Thu, 1 Jul 2021 06:39:59 +0000",
            "from mail.nvidia.com (216.228.112.34) by\n CO1NAM11FT056.mail.protection.outlook.com (10.13.175.107) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4287.22 via Frontend Transport; Thu, 1 Jul 2021 06:39:58 +0000",
            "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 1 Jul\n 2021 06:39:56 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=Z5qFtOrGaU8JVnCv6RkbtVp+vYa8j3wYfQznATCEfu3UCjHBij5zbOYFdT5QJDgcywYJSg+CtLyhWNQw2Q0ruetP3Auf/VPLJbeTzyEbcT/FQAXWxaifnnVnGX87nNnEV4xr2x81vdcdM2wsUZBky0CSHI2KBOO+kID7w0y37N+/L97aLP0/yq6rMKf9cy/AObgCCXulIwujhr7zYO9uDN+eImMd1JDiWJ7QxN55WxaFbCgTxVgftpnPu+P2wl+hNtBjd5G3eKy53/uAyU2Ro3aGy2XZ8FzQLWYLfXd6gUsVH9GwG5LWw8T0frGRo9rE8iBWNHVLHyEcj8BqAOIpRQ==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=YppqctsSU7JawQv3SXiDwXJ86ACRPknsKZK+oXPgW5g=;\n b=Hhbn6pXHqorstAPcQqV7uqg5LFdESWiJ0o+IkXk4JShR8yxth95uI4u/fX5xvoAhGn2P4mU4OgushlLY72yTEFv5lPTo7DnmyC609oLdvQDFcKgh9dIVelQJfIbkgSX7DCvbOYwU73qu5m8uXdStdhArYVcGPUSHjXt6d+DVN8opE31zvBOGoXsj32zfgAZgfMNmmfDsloS4DP2aryhOIDcB/+oNTjTMKQkA6kQgdzqHZEHC6WmtA3uT1JRBgaI5sRkXcgRODFdjS+8lvqIW7FUZQy3YCsoe6dYMVfLZgsw7AvM9+SgtT6FeCdyuf2hSetsa6AXVbjsPz+ztMvkS6Q==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=YppqctsSU7JawQv3SXiDwXJ86ACRPknsKZK+oXPgW5g=;\n b=ViMXLIb4FBhmL5A3IKgNzCGlRKRYpH5YpPsp3DxA4W6xnExMAUxXeDxkX/bczanv12iFxBb4VPck/1HofJgRyD4XWOEmtkpB+/C53DCXJS3MoA8XcP26L76Y6wfVzwHbXe0pFHQTNHTGccaRFLqj6gO3lYptTgrjOhEHn6fWG5PY5VZ+q+Vl6il4WAmQoShUBIorf/fYR7WgsGdI6l+8LddXmWencC01zjDvjfW8ICA57CiFh+C05kMtvwmqmt2IN/XXq6X2C6zhRIysSdZRxZqonlgEb0/6hZYHaStudT1Cm+BDh3fdrkdYpqNbepuTIgHZe4E0aDerTzl8egIezA==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;",
        "From": "Michael Baum <michaelba@nvidia.com>",
        "To": "<dev@dpdk.org>",
        "CC": "Matan Azrad <matan@nvidia.com>, Raslan Darawsheh <rasland@nvidia.com>,\n Viacheslav Ovsiienko <viacheslavo@nvidia.com>, <stable@dpdk.org>",
        "Date": "Thu, 1 Jul 2021 09:39:13 +0300",
        "Message-ID": "<20210701063916.2016763-1-michaelba@nvidia.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20210601071122.1612432-1-michaelba@nvidia.com>",
        "References": "<20210601071122.1612432-1-michaelba@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.187.6]",
        "X-ClientProxiedBy": "HQMAIL101.nvidia.com (172.20.187.10) To\n HQMAIL107.nvidia.com (172.20.187.13)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "9dbfe820-8ba8-4667-5c6e-08d93c5b0bbd",
        "X-MS-TrafficTypeDiagnostic": "DM6PR12MB4300:",
        "X-Microsoft-Antispam-PRVS": "\n <DM6PR12MB43002D8E6111324BB8416A3ACC009@DM6PR12MB4300.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:5797;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n HuqWYiwJXYo6QtZi3ECzImZ9EaA6vmTrxh83HolgMLuDsQl38Szva05KY7RmBG/eD5Js3RmDSXweHZYXvb9M3bOMNpGD8Y27QKiPjOAlppkmAzJAACMb9RO+BB7C7yHFqtpT6W1WVpX9g6SWyl6OorCwr0e4Gzwy9pe1aBc0/UwhbAXhqdRvV2qGxaWjD/oSmj36kvd0XJ7zfGwE/bSGqDMDEGnRD4uwlTJPZ/liZriR0wAdf5GOV02qmarDdTX0aCuVgDhg8i5xNisf2wGAgeBrOV2y7DwbN57bwv+KjwTgEpQryxe5aayNEj88rJ1tO+6lwdMqjX+Z2sfDLcVf7/Vi4aBkbIyJPLuqBH8gxnaPbQi7SAmkNn78X/UXd8lEnEB16Cm+QowcX8fLP1a53hVlSuJupGCC+yRHZyKfr4aA4f/wwDxLW/NGPu0vDKaAtB/ExtnzV75NTWtnbQQClgsSGg07MphuPYmvpHU3Gr4ygHmSAxrX2egYGLnDPCbQPsEcU2E9vjcQWF67rBsRlrKs2v6uOAtZaqN1W6G5OXzzblDTAAcS9yM+muzYLQErUK4QGZInl4d0nc3qGF6M2iqNKpwPDFHXE7qDAI5e0MyV08vSR7dIQa/P9zDACGn3KJcoIDfYhIlF9VJcJdN0rEF7eHkqLwKCgK6tTcLTzSVFYVCRn6NJpV4Nq0JoHdk+Mu5qBtFHzowSfZViPeu5bQ==",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(136003)(396003)(346002)(39860400002)(376002)(36840700001)(46966006)(478600001)(450100002)(82310400003)(36860700001)(70586007)(356005)(6666004)(8936002)(316002)(4326008)(47076005)(7696005)(6286002)(2906002)(70206006)(5660300002)(36756003)(1076003)(83380400001)(186003)(16526019)(86362001)(54906003)(8676002)(336012)(26005)(426003)(55016002)(7636003)(6916009)(82740400003)(2616005);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "01 Jul 2021 06:39:58.5146 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 9dbfe820-8ba8-4667-5c6e-08d93c5b0bbd",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT056.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM6PR12MB4300",
        "Subject": "[dpdk-dev] [PATCH v2 1/4] regex/mlx5: fix size of setup constants",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "The constant representing the size of the metadata is defined as a\nunsigned int variable with 32-bit.\nSimilarly the constant representing the maximal output is also defined\nas a unsigned int variable with 32-bit.\n\nThere is potentially overflowing expression when those constants are\nevaluated using 32-bit arithmetic, and then used in a context that\nexpects an expression of type size_t that might be 64 bit.\n\nChange the size of the above constants to size_t.\n\nFixes: 30d604bb1504 (\"regex/mlx5: fix type of setup constants\")\nCc: stable@dpdk.org\n\nSigned-off-by: Michael Baum <michaelba@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\nv2: use size_t and uintptr_t instead of uint64_t.\n\n drivers/regex/mlx5/mlx5_regex_fastpath.c | 4 ++--\n 1 file changed, 2 insertions(+), 2 deletions(-)",
    "diff": "diff --git a/drivers/regex/mlx5/mlx5_regex_fastpath.c b/drivers/regex/mlx5/mlx5_regex_fastpath.c\nindex b57e7d7794..910bc845f3 100644\n--- a/drivers/regex/mlx5/mlx5_regex_fastpath.c\n+++ b/drivers/regex/mlx5/mlx5_regex_fastpath.c\n@@ -25,8 +25,8 @@\n #include \"mlx5_regex.h\"\n \n #define MLX5_REGEX_MAX_WQE_INDEX 0xffff\n-#define MLX5_REGEX_METADATA_SIZE UINT32_C(64)\n-#define MLX5_REGEX_MAX_OUTPUT RTE_BIT32(11)\n+#define MLX5_REGEX_METADATA_SIZE ((size_t)64)\n+#define MLX5_REGEX_MAX_OUTPUT (((size_t)1) << 11)\n #define MLX5_REGEX_WQE_CTRL_OFFSET 12\n #define MLX5_REGEX_WQE_METADATA_OFFSET 16\n #define MLX5_REGEX_WQE_GATHER_OFFSET 32\n",
    "prefixes": [
        "v2",
        "1/4"
    ]
}