get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/94630/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 94630,
    "url": "https://patches.dpdk.org/api/patches/94630/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210621150449.19070-6-tduszynski@marvell.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210621150449.19070-6-tduszynski@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210621150449.19070-6-tduszynski@marvell.com",
    "date": "2021-06-21T15:04:22",
    "name": "[v3,05/32] common/cnxk: support for changing ptp mode",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "a181b3f93fe44c99a9efb956de1f94978dbbb706",
    "submitter": {
        "id": 2215,
        "url": "https://patches.dpdk.org/api/people/2215/?format=api",
        "name": "Tomasz Duszynski",
        "email": "tduszynski@marvell.com"
    },
    "delegate": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/users/1/?format=api",
        "username": "tmonjalo",
        "first_name": "Thomas",
        "last_name": "Monjalon",
        "email": "thomas@monjalon.net"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210621150449.19070-6-tduszynski@marvell.com/mbox/",
    "series": [
        {
            "id": 17426,
            "url": "https://patches.dpdk.org/api/series/17426/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17426",
            "date": "2021-06-21T15:04:17",
            "name": "add support for baseband phy",
            "version": 3,
            "mbox": "https://patches.dpdk.org/series/17426/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/94630/comments/",
    "check": "success",
    "checks": "https://patches.dpdk.org/api/patches/94630/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 29D05A0547;\n\tMon, 21 Jun 2021 17:05:43 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 05F0B411DA;\n\tMon, 21 Jun 2021 17:05:23 +0200 (CEST)",
            "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id 81A28411DA\n for <dev@dpdk.org>; Mon, 21 Jun 2021 17:05:21 +0200 (CEST)",
            "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.16.0.43/8.16.0.43) with SMTP id\n 15LEumH3004173; Mon, 21 Jun 2021 08:05:17 -0700",
            "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com with ESMTP id 39ap171gew-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);\n Mon, 21 Jun 2021 08:05:17 -0700",
            "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Mon, 21 Jun 2021 08:05:15 -0700",
            "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.18 via Frontend\n Transport; Mon, 21 Jun 2021 08:05:15 -0700",
            "from EH-LT0048.marvell.com (unknown [10.193.32.52])\n by maili.marvell.com (Postfix) with ESMTP id 91AE63F705D;\n Mon, 21 Jun 2021 08:05:12 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=MdScGciys4DhhbHJrEkkm0K1rQGhaCiA4UxF+19Q4gE=;\n b=H6BGpP07Gtf9AaAo9OKbhcpWWq7IVDYtLXq93dkiFBcHqnYHwHmJsXzp6ItJcgDnqqqm\n vWmBDYcjM8HD97XsMercFLvJXtt3rkO1kro0iWSVhgNUgGvotBvh7MSIRVOeLMyiI77J\n SJAT+Qdwofa7VdKw71k6QHvA0lYMKwmWizpz5RRHsZu0j0cfYk2lWydonJy2S0MQ6qOi\n XPfJ0iM0HV72Sip+KGwAnAQeL+XI11vvQ1bhSNfUOIcD7tHByGv3Hm7bDv4Rp9CRr/1a\n QfVhv9zJ6iNFcomJOHp/iwK9MQMJaEKQivNULnM4Ngo1mLcy15m8mshuYdyCgIEEri7b 5A==",
        "From": "Tomasz Duszynski <tduszynski@marvell.com>",
        "To": "Nithin Dabilpuram <ndabilpuram@marvell.com>, Kiran Kumar K\n <kirankumark@marvell.com>, Sunil Kumar Kori <skori@marvell.com>, Satha Rao\n <skoteshwar@marvell.com>, Ray Kinsella <mdr@ashroe.eu>, Neil Horman\n <nhorman@tuxdriver.com>",
        "CC": "<thomas@monjalon.net>, <dev@dpdk.org>, Tomasz Duszynski\n <tduszynski@marvell.com>, Jakub Palider <jpalider@marvell.com>, Jerin Jacob\n <jerinj@marvell.com>",
        "Date": "Mon, 21 Jun 2021 17:04:22 +0200",
        "Message-ID": "<20210621150449.19070-6-tduszynski@marvell.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20210621150449.19070-1-tduszynski@marvell.com>",
        "References": "<20210531214142.30167-1-tduszynski@marvell.com>\n <20210621150449.19070-1-tduszynski@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Proofpoint-GUID": "t_bAMcO68RYq2rzU590yJA8A_C5-Z7gG",
        "X-Proofpoint-ORIG-GUID": "t_bAMcO68RYq2rzU590yJA8A_C5-Z7gG",
        "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:6.0.391, 18.0.790\n definitions=2021-06-21_06:2021-06-21,\n 2021-06-21 signatures=0",
        "Subject": "[dpdk-dev] [PATCH v3 05/32] common/cnxk: support for changing ptp\n mode",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "Add support for enabling or disablig ptp mode.\n\nSigned-off-by: Tomasz Duszynski <tduszynski@marvell.com>\nSigned-off-by: Jakub Palider <jpalider@marvell.com>\nReviewed-by: Jerin Jacob <jerinj@marvell.com>\n---\n drivers/common/cnxk/roc_bphy_cgx.c      | 33 +++++++++++++++++++++++++\n drivers/common/cnxk/roc_bphy_cgx.h      |  5 ++++\n drivers/common/cnxk/roc_bphy_cgx_priv.h |  1 +\n drivers/common/cnxk/version.map         |  2 ++\n 4 files changed, 41 insertions(+)",
    "diff": "diff --git a/drivers/common/cnxk/roc_bphy_cgx.c b/drivers/common/cnxk/roc_bphy_cgx.c\nindex 9fac3667f..a2da80284 100644\n--- a/drivers/common/cnxk/roc_bphy_cgx.c\n+++ b/drivers/common/cnxk/roc_bphy_cgx.c\n@@ -232,6 +232,27 @@ roc_bphy_cgx_intlbk_ena_dis(struct roc_bphy_cgx *roc_cgx, unsigned int lmac,\n \treturn roc_bphy_cgx_intf_req(roc_cgx, lmac, scr1, &scr0);\n }\n \n+static int\n+roc_bphy_cgx_ptp_rx_ena_dis(struct roc_bphy_cgx *roc_cgx, unsigned int lmac,\n+\t\t\t    bool enable)\n+{\n+\tuint64_t scr1, scr0;\n+\n+\tif (roc_model_is_cn10k())\n+\t\treturn -ENOTSUP;\n+\n+\tif (!roc_cgx)\n+\t\treturn -EINVAL;\n+\n+\tif (!roc_bphy_cgx_lmac_exists(roc_cgx, lmac))\n+\t\treturn -ENODEV;\n+\n+\tscr1 = FIELD_PREP(SCR1_ETH_CMD_ID, ETH_CMD_SET_PTP_MODE) |\n+\t       FIELD_PREP(SCR1_ETH_CTL_ARGS_ENABLE, enable);\n+\n+\treturn roc_bphy_cgx_intf_req(roc_cgx, lmac, scr1, &scr0);\n+}\n+\n int\n roc_bphy_cgx_get_linkinfo(struct roc_bphy_cgx *roc_cgx, unsigned int lmac,\n \t\t\t  struct roc_bphy_cgx_link_info *info)\n@@ -274,3 +295,15 @@ roc_bphy_cgx_intlbk_disable(struct roc_bphy_cgx *roc_cgx, unsigned int lmac)\n {\n \treturn roc_bphy_cgx_intlbk_ena_dis(roc_cgx, lmac, false);\n }\n+\n+int\n+roc_bphy_cgx_ptp_rx_enable(struct roc_bphy_cgx *roc_cgx, unsigned int lmac)\n+{\n+\treturn roc_bphy_cgx_ptp_rx_ena_dis(roc_cgx, lmac, true);\n+}\n+\n+int\n+roc_bphy_cgx_ptp_rx_disable(struct roc_bphy_cgx *roc_cgx, unsigned int lmac)\n+{\n+\treturn roc_bphy_cgx_ptp_rx_ena_dis(roc_cgx, lmac, false);\n+}\ndiff --git a/drivers/common/cnxk/roc_bphy_cgx.h b/drivers/common/cnxk/roc_bphy_cgx.h\nindex 970122845..992e2d3ed 100644\n--- a/drivers/common/cnxk/roc_bphy_cgx.h\n+++ b/drivers/common/cnxk/roc_bphy_cgx.h\n@@ -94,5 +94,10 @@ __roc_api int roc_bphy_cgx_intlbk_enable(struct roc_bphy_cgx *roc_cgx,\n \t\t\t\t\t unsigned int lmac);\n __roc_api int roc_bphy_cgx_intlbk_disable(struct roc_bphy_cgx *roc_cgx,\n \t\t\t\t\t  unsigned int lmac);\n+__roc_api int roc_bphy_cgx_ptp_rx_enable(struct roc_bphy_cgx *roc_cgx,\n+\t\t\t\t\t unsigned int lmac);\n+__roc_api int roc_bphy_cgx_ptp_rx_disable(struct roc_bphy_cgx *roc_cgx,\n+\t\t\t\t\t  unsigned int lmac);\n+\n \n #endif /* _ROC_BPHY_CGX_H_ */\ndiff --git a/drivers/common/cnxk/roc_bphy_cgx_priv.h b/drivers/common/cnxk/roc_bphy_cgx_priv.h\nindex cb59cac09..4e86ae4ea 100644\n--- a/drivers/common/cnxk/roc_bphy_cgx_priv.h\n+++ b/drivers/common/cnxk/roc_bphy_cgx_priv.h\n@@ -10,6 +10,7 @@ enum eth_cmd_id {\n \tETH_CMD_GET_LINK_STS = 4,\n \tETH_CMD_INTERNAL_LBK = 7,\n \tETH_CMD_INTF_SHUTDOWN = 12,\n+\tETH_CMD_SET_PTP_MODE = 34,\n };\n \n /* event types - cause of interrupt */\ndiff --git a/drivers/common/cnxk/version.map b/drivers/common/cnxk/version.map\nindex 71437a6c5..205a0602b 100644\n--- a/drivers/common/cnxk/version.map\n+++ b/drivers/common/cnxk/version.map\n@@ -14,6 +14,8 @@ INTERNAL {\n \troc_bphy_cgx_get_linkinfo;\n \troc_bphy_cgx_intlbk_disable;\n \troc_bphy_cgx_intlbk_enable;\n+\troc_bphy_cgx_ptp_rx_disable;\n+\troc_bphy_cgx_ptp_rx_enable;\n \troc_clk_freq_get;\n \troc_error_msg_get;\n \troc_idev_lmt_base_addr_get;\n",
    "prefixes": [
        "v3",
        "05/32"
    ]
}