get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/94282/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 94282,
    "url": "https://patches.dpdk.org/api/patches/94282/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/20210616040935.311733-10-xuemingl@nvidia.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20210616040935.311733-10-xuemingl@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20210616040935.311733-10-xuemingl@nvidia.com",
    "date": "2021-06-16T04:09:30",
    "name": "[v1,09/14] regex/mlx5: migrate to common driver",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "3ffc25ab571dda3747c9ee753077248418d8b218",
    "submitter": {
        "id": 1904,
        "url": "https://patches.dpdk.org/api/people/1904/?format=api",
        "name": "Xueming Li",
        "email": "xuemingl@nvidia.com"
    },
    "delegate": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/users/1/?format=api",
        "username": "tmonjalo",
        "first_name": "Thomas",
        "last_name": "Monjalon",
        "email": "thomas@monjalon.net"
    },
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/20210616040935.311733-10-xuemingl@nvidia.com/mbox/",
    "series": [
        {
            "id": 17349,
            "url": "https://patches.dpdk.org/api/series/17349/?format=api",
            "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=17349",
            "date": "2021-06-16T04:09:21",
            "name": "net/mlx5: support Sub-Function",
            "version": 1,
            "mbox": "https://patches.dpdk.org/series/17349/mbox/"
        }
    ],
    "comments": "https://patches.dpdk.org/api/patches/94282/comments/",
    "check": "success",
    "checks": "https://patches.dpdk.org/api/patches/94282/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 14205A0C45;\n\tWed, 16 Jun 2021 06:11:00 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id B0BAD410FB;\n\tWed, 16 Jun 2021 06:10:14 +0200 (CEST)",
            "from NAM10-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam10on2082.outbound.protection.outlook.com [40.107.94.82])\n by mails.dpdk.org (Postfix) with ESMTP id 7C621410E6\n for <dev@dpdk.org>; Wed, 16 Jun 2021 06:10:13 +0200 (CEST)",
            "from BN0PR04CA0106.namprd04.prod.outlook.com (2603:10b6:408:ec::21)\n by BY5PR12MB3665.namprd12.prod.outlook.com (2603:10b6:a03:1a6::21)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4219.22; Wed, 16 Jun\n 2021 04:10:11 +0000",
            "from BN8NAM11FT049.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:ec:cafe::b) by BN0PR04CA0106.outlook.office365.com\n (2603:10b6:408:ec::21) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4219.20 via Frontend\n Transport; Wed, 16 Jun 2021 04:10:11 +0000",
            "from mail.nvidia.com (216.228.112.34) by\n BN8NAM11FT049.mail.protection.outlook.com (10.13.177.157) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4242.16 via Frontend Transport; Wed, 16 Jun 2021 04:10:11 +0000",
            "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 16 Jun\n 2021 04:10:06 +0000"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=G8cQdJYc+t+maJa9bpxB5hDj2Nzf+kXA+QWdY4fJVl3+2HuF//Wq7SF67pnnGyjsnjNS6UPA1VUkMhXr7oMVJxz0LsPspFWjLJfUGdhgo4kCaonz8NzzayGSp9S9eJM/wi2d2mR/kqvKBaxtSehBa9byGnt+d0kqG4EMbN4WX603IO/fcsX8EsNuSLhYlO1LlIVLwx+Jm6Wl1q9WSRBVueYfJ1BQBofzcRG99MAJjajJnAZGHCp3lVaVvcQv0Dl5+GpnS23LkYwl7/Wk6UsADhJANa/9Q2ffInMGvYTULd9BfN/w8mTfN6lV4a/q7cRJz7IFfFBSxwPJ6wdVvEVQvA==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=srrU3wVlzdJ2zt+Jgy1MbW7rVmmCEl+uIlCWxdbXPnY=;\n b=PrZyZHTE5PszadpTZM8J2MakB2lsYam8OI2uEHPviB5c2L4Duc9GDZttSXK+zdsOpEel5j2Hg8zxKc7i3M44jhAykXp+/CGkIfJbuLwWU85mHmZTe+DhGplLXVDtpl31Qrq0dPRhpt+cgF2cZRu9nI+GTW2AV5jhThaC2a7wrXFl4rwcIukr2QaugIs/N/JrqoTFvWQ6xkVUhVOkLcxYIdxCw1GKkAZ5NZCQ28ne3Z2cUMU18hXyd/7Ygqu5kUceqXdqT6kYe+EYLFaDvPOLd+EwgSfilJpCsWXD+4eV7yYhAJTt1N6aPds27C4ubpemGbyof6wtvslfKVLjuKIPDQ==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=srrU3wVlzdJ2zt+Jgy1MbW7rVmmCEl+uIlCWxdbXPnY=;\n b=YFtyDHHAI+lYoF74m0A4u5ZQw1XHTzVvbHjf+6i2NhpJuzbUl0nLFTkQPiKe7iFmkHmwyWExL/otwP5YQqnOfgccMRG0SG17wsX5WVJKbb9cWSwK2YIDC5RAVv/yslAE5C4nwLzie62adUyx8MlT60wtQvrvOZRWrBUYScY6c8L9rDRQ0CWiFze89TxOb8p22/XggvZTa9u4nC8hygA6iIjtpk2Cu9D7iFMXAPRcGkGiDOWyYzQNU6knTK8dwskFaG74tXzZlBHI0hMKKAj8L2hBNaHAqrYt5x8CuEFrq6lK0nrn8Wrp6AIOK+co7DbiCQDwReUBltKi3ZNEQQf3iA==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;",
        "From": "Xueming Li <xuemingl@nvidia.com>",
        "To": "Viacheslav Ovsiienko <viacheslavo@nvidia.com>",
        "CC": "<dev@dpdk.org>, <xuemingl@nvidia.com>, Ori Kam <orika@nvidia.com>",
        "Date": "Wed, 16 Jun 2021 07:09:30 +0300",
        "Message-ID": "<20210616040935.311733-10-xuemingl@nvidia.com>",
        "X-Mailer": "git-send-email 2.27.0",
        "In-Reply-To": "<20210527133759.17401-2-xuemingl@nvidia.com>",
        "References": "<20210527133759.17401-2-xuemingl@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.187.6]",
        "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n HQMAIL107.nvidia.com (172.20.187.13)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "2ae7f6b7-268d-4485-9598-08d9307ca2a6",
        "X-MS-TrafficTypeDiagnostic": "BY5PR12MB3665:",
        "X-Microsoft-Antispam-PRVS": "\n <BY5PR12MB36654200FE66AA189461D614A10F9@BY5PR12MB3665.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:2582;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n XtNmh9HtcgVBB7ZEE+OTxfUcjAugvYezX0bfl7kb6hwXzA2lkVLyxISaT5wNTzqcBQXF2WlpbGeGR40736D7B2al0XIG6czLHE/rZ0IXgVdCxkQGgDXWyEeTfBEx++VNcTzfHi2DFfJUSJA8L+f88Aq8rX6wcULeHP40wPhtQ4TyJ8T6aqakAgJHjSINwkqDhZmDGzrMz3WuSOrzN3Edi8GsfEBj5Fqdh1orCsMq1rMAV+v3XtOdAp/P4QNOUUV57WlGc9496FLsDqS7iSK9ptfm3C1EWrJbM3x5N8Mngz0G2ovS1gW6uiVi8d0d2pdVd72MzBf6wb4fJtVhyQ4eJs3zva3p2EmxK0akmlSlqibmTDfwsZ7wzC7577l0jRnkr3na2Vq+wAYX3VwkQtuf2waz3DocCUWOlxV3slg5mfzvwugRHfILXtdoLaLnJy6TfZNN664x9CNdUzIpSKeTRlHsme9izolkbjPkGDEYCnavLbPIib2Z5e1a6nDX4hBb7RslwKp01xc3vpC58+h5XVT0m70bJRXzxEJj1v49pY2b6/N9qfuc0S5Hot4D5WRzxI4PEK8wi5EyVSJAGyGEMajpyrySYJfS7re0+zxURvB8YM0whHzqSRLOTjE5pA4n9iuHR0rwAwe6nmhwzOSBCcu/v5NsBQI6nH3JCvyGfl4=",
        "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(136003)(346002)(39860400002)(376002)(396003)(46966006)(36840700001)(4326008)(36756003)(36860700001)(7696005)(2906002)(6636002)(8676002)(2616005)(36906005)(336012)(316002)(6862004)(82310400003)(54906003)(47076005)(82740400003)(7636003)(186003)(70586007)(83380400001)(70206006)(426003)(1076003)(8936002)(356005)(86362001)(37006003)(478600001)(107886003)(5660300002)(6286002)(6666004)(55016002)(26005)(16526019);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "16 Jun 2021 04:10:11.0681 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 2ae7f6b7-268d-4485-9598-08d9307ca2a6",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT049.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BY5PR12MB3665",
        "Subject": "[dpdk-dev] [PATCH v1 09/14] regex/mlx5: migrate to common driver",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "To support auxiliary bus, upgrades driver to use mlx5 common driver\nstructure.\n\nSigned-off-by: Xueming Li <xuemingl@nvidia.com>\n---\n drivers/regex/mlx5/mlx5_regex.c | 49 ++++++++++++---------------------\n drivers/regex/mlx5/mlx5_regex.h |  1 -\n 2 files changed, 18 insertions(+), 32 deletions(-)",
    "diff": "diff --git a/drivers/regex/mlx5/mlx5_regex.c b/drivers/regex/mlx5/mlx5_regex.c\nindex dcb2ced88e..9d93eaa934 100644\n--- a/drivers/regex/mlx5/mlx5_regex.c\n+++ b/drivers/regex/mlx5/mlx5_regex.c\n@@ -9,8 +9,8 @@\n #include <rte_regexdev.h>\n #include <rte_regexdev_core.h>\n #include <rte_regexdev_driver.h>\n+#include <rte_bus_pci.h>\n \n-#include <mlx5_common_pci.h>\n #include <mlx5_common.h>\n #include <mlx5_glue.h>\n #include <mlx5_devx_cmds.h>\n@@ -76,15 +76,13 @@ mlx5_regex_engines_status(struct ibv_context *ctx, int num_engines)\n }\n \n static void\n-mlx5_regex_get_name(char *name, struct rte_pci_device *pci_dev __rte_unused)\n+mlx5_regex_get_name(char *name, struct rte_device *dev)\n {\n-\tsprintf(name, \"mlx5_regex_%02x:%02x.%02x\", pci_dev->addr.bus,\n-\t\tpci_dev->addr.devid, pci_dev->addr.function);\n+\tsprintf(name, \"mlx5_regex_%s\", dev->name);\n }\n \n static int\n-mlx5_regex_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,\n-\t\t     struct rte_pci_device *pci_dev)\n+mlx5_regex_dev_probe(struct rte_device *rte_dev)\n {\n \tstruct ibv_device *ibv;\n \tstruct mlx5_regex_priv *priv = NULL;\n@@ -94,16 +92,10 @@ mlx5_regex_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,\n \tint ret;\n \tuint32_t val;\n \n-\tibv = mlx5_os_get_ibv_device(&pci_dev->addr);\n-\tif (!ibv) {\n-\t\tDRV_LOG(ERR, \"No matching IB device for PCI slot \"\n-\t\t\tPCI_PRI_FMT \".\", pci_dev->addr.domain,\n-\t\t\tpci_dev->addr.bus, pci_dev->addr.devid,\n-\t\t\tpci_dev->addr.function);\n+\tibv = mlx5_os_get_ibv_dev(rte_dev);\n+\tif (ibv == NULL)\n \t\treturn -rte_errno;\n-\t}\n-\tDRV_LOG(INFO, \"PCI information matches for device \\\"%s\\\".\",\n-\t\tibv->name);\n+\tDRV_LOG(INFO, \"Probe device \\\"%s\\\".\", ibv->name);\n \tctx = mlx5_glue->dv_open_device(ibv);\n \tif (!ctx) {\n \t\tDRV_LOG(ERR, \"Failed to open IB device \\\"%s\\\".\", ibv->name);\n@@ -146,7 +138,7 @@ mlx5_regex_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,\n \t\tpriv->is_bf2 = 1;\n \t/* Default RXP programming mode to Shared. */\n \tpriv->prog_mode = MLX5_RXP_SHARED_PROG_MODE;\n-\tmlx5_regex_get_name(name, pci_dev);\n+\tmlx5_regex_get_name(name, rte_dev);\n \tpriv->regexdev = rte_regexdev_register(name);\n \tif (priv->regexdev == NULL) {\n \t\tDRV_LOG(ERR, \"Failed to register RegEx device.\");\n@@ -180,7 +172,7 @@ mlx5_regex_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,\n \t\tpriv->regexdev->enqueue = mlx5_regexdev_enqueue_gga;\n #endif\n \tpriv->regexdev->dequeue = mlx5_regexdev_dequeue;\n-\tpriv->regexdev->device = (struct rte_device *)pci_dev;\n+\tpriv->regexdev->device = rte_dev;\n \tpriv->regexdev->data->dev_private = priv;\n \tpriv->regexdev->state = RTE_REGEXDEV_READY;\n \tpriv->mr_scache.reg_mr_cb = mlx5_common_verbs_reg_mr;\n@@ -213,13 +205,13 @@ mlx5_regex_pci_probe(struct rte_pci_driver *pci_drv __rte_unused,\n }\n \n static int\n-mlx5_regex_pci_remove(struct rte_pci_device *pci_dev)\n+mlx5_regex_dev_remove(struct rte_device *rte_dev)\n {\n \tchar name[RTE_REGEXDEV_NAME_MAX_LEN];\n \tstruct rte_regexdev *dev;\n \tstruct mlx5_regex_priv *priv = NULL;\n \n-\tmlx5_regex_get_name(name, pci_dev);\n+\tmlx5_regex_get_name(name, rte_dev);\n \tdev = rte_regexdev_get_device_by_name(name);\n \tif (!dev)\n \t\treturn 0;\n@@ -254,24 +246,19 @@ static const struct rte_pci_id mlx5_regex_pci_id_map[] = {\n \t}\n };\n \n-static struct mlx5_pci_driver mlx5_regex_driver = {\n-\t.driver_class = MLX5_CLASS_REGEX,\n-\t.pci_driver = {\n-\t\t.driver = {\n-\t\t\t.name = RTE_STR(MLX5_REGEX_DRIVER_NAME),\n-\t\t},\n-\t\t.id_table = mlx5_regex_pci_id_map,\n-\t\t.probe = mlx5_regex_pci_probe,\n-\t\t.remove = mlx5_regex_pci_remove,\n-\t\t.drv_flags = 0,\n-\t},\n+static struct mlx5_class_driver mlx5_regex_driver = {\n+\t.drv_class = MLX5_CLASS_REGEX,\n+\t.name = RTE_STR(MLX5_REGEX_DRIVER_NAME),\n+\t.id_table = mlx5_regex_pci_id_map,\n+\t.probe = mlx5_regex_dev_probe,\n+\t.remove = mlx5_regex_dev_remove,\n };\n \n RTE_INIT(rte_mlx5_regex_init)\n {\n \tmlx5_common_init();\n \tif (mlx5_glue)\n-\t\tmlx5_pci_driver_register(&mlx5_regex_driver);\n+\t\tmlx5_class_driver_register(&mlx5_regex_driver);\n }\n \n RTE_LOG_REGISTER_DEFAULT(mlx5_regex_logtype, NOTICE)\ndiff --git a/drivers/regex/mlx5/mlx5_regex.h b/drivers/regex/mlx5/mlx5_regex.h\nindex 51a2101e53..45200bf937 100644\n--- a/drivers/regex/mlx5/mlx5_regex.h\n+++ b/drivers/regex/mlx5/mlx5_regex.h\n@@ -59,7 +59,6 @@ struct mlx5_regex_db {\n struct mlx5_regex_priv {\n \tTAILQ_ENTRY(mlx5_regex_priv) next;\n \tstruct ibv_context *ctx; /* Device context. */\n-\tstruct rte_pci_device *pci_dev;\n \tstruct rte_regexdev *regexdev; /* Pointer to the RegEx dev. */\n \tuint16_t nb_queues; /* Number of queues. */\n \tstruct mlx5_regex_qp *qps; /* Pointer to the qp array. */\n",
    "prefixes": [
        "v1",
        "09/14"
    ]
}