Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/83580/?format=api
https://patches.dpdk.org/api/patches/83580/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20201103123608.1114433-3-bruce.richardson@intel.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20201103123608.1114433-3-bruce.richardson@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20201103123608.1114433-3-bruce.richardson@intel.com", "date": "2020-11-03T12:36:03", "name": "[v2,2/7] doc: fix driver names in crypto devices guide", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "6ff6d505408cacde10ec1cef93ca298b65df9f8f", "submitter": { "id": 20, "url": "https://patches.dpdk.org/api/people/20/?format=api", "name": "Bruce Richardson", "email": "bruce.richardson@intel.com" }, "delegate": { "id": 24651, "url": "https://patches.dpdk.org/api/users/24651/?format=api", "username": "dmarchand", "first_name": "David", "last_name": "Marchand", "email": "david.marchand@redhat.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20201103123608.1114433-3-bruce.richardson@intel.com/mbox/", "series": [ { "id": 13617, "url": "https://patches.dpdk.org/api/series/13617/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=13617", "date": "2020-11-03T12:36:01", "name": "fix driver filenames in the docs", "version": 2, "mbox": "https://patches.dpdk.org/series/13617/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/83580/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/83580/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 8B86EA0521;\n\tTue, 3 Nov 2020 13:37:17 +0100 (CET)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 5570FCA34;\n\tTue, 3 Nov 2020 13:36:44 +0100 (CET)", "from mga11.intel.com (mga11.intel.com [192.55.52.93])\n by dpdk.org (Postfix) with ESMTP id 4341ECA14\n for <dev@dpdk.org>; Tue, 3 Nov 2020 13:36:41 +0100 (CET)", "from fmsmga005.fm.intel.com ([10.253.24.32])\n by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 03 Nov 2020 04:36:40 -0800", "from silpixa00399126.ir.intel.com ([10.237.222.4])\n by fmsmga005.fm.intel.com with ESMTP; 03 Nov 2020 04:36:38 -0800" ], "IronPort-SDR": [ "\n 5QmDTGpmctvrswHTmvUYLz8MhxlhR6BqtVszYt3DU+K7wAdtBhfa9e4sKyck2l5L1+cwiMEFsJ\n u01AVyFHcWOA==", "\n X8CHtVxsHuMpKFSUJYmbMGo7U1AeTjHvBhj6LscjoLbGtcw0wDGw+R75GSg2usKknArtkVxLI+\n WMkbBm4CUc/w==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6000,8403,9793\"; a=\"165540646\"", "E=Sophos;i=\"5.77,448,1596524400\"; d=\"scan'208\";a=\"165540646\"", "E=Sophos;i=\"5.77,448,1596524400\"; d=\"scan'208\";a=\"528468523\"" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "From": "Bruce Richardson <bruce.richardson@intel.com>", "To": "dev@dpdk.org", "Cc": "Bruce Richardson <bruce.richardson@intel.com>,\n Declan Doherty <declan.doherty@intel.com>,\n Pablo de Lara <pablo.de.lara.guarch@intel.com>,\n Somalapuram Amaranath <asomalap@amd.com>,\n Michael Shamis <michaelsh@marvell.com>, Liron Himi <lironh@marvell.com>,\n Fan Zhang <roy.fan.zhang@intel.com>, Rosen Xu <rosen.xu@intel.com>,\n Andrew Rybchenko <andrew.rybchenko@oktetlabs.ru>,\n Luca Boccassi <bluca@debian.org>", "Date": "Tue, 3 Nov 2020 12:36:03 +0000", "Message-Id": "<20201103123608.1114433-3-bruce.richardson@intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20201103123608.1114433-1-bruce.richardson@intel.com>", "References": "<20201102174507.1085128-1-bruce.richardson@intel.com>\n <20201103123608.1114433-1-bruce.richardson@intel.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=UTF-8", "Content-Transfer-Encoding": "8bit", "Subject": "[dpdk-dev] [PATCH v2 2/7] doc: fix driver names in crypto devices\n\tguide", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Since the built driver filenames have changed in DPDK 20.11, we need to\nupdate the driver doc to match.\n\nFixes: a20b2c01a7a1 (\"build: standardize component names and defines\")\n\nSigned-off-by: Bruce Richardson <bruce.richardson@intel.com>\n\n---\nV2: added two missed driver name changes\n---\n doc/guides/cryptodevs/aesni_gcm.rst | 2 +-\n doc/guides/cryptodevs/aesni_mb.rst | 2 +-\n doc/guides/cryptodevs/ccp.rst | 2 +-\n doc/guides/cryptodevs/kasumi.rst | 2 +-\n doc/guides/cryptodevs/mvsam.rst | 2 +-\n doc/guides/cryptodevs/null.rst | 2 +-\n doc/guides/cryptodevs/scheduler.rst | 4 ++--\n doc/guides/cryptodevs/snow3g.rst | 2 +-\n doc/guides/cryptodevs/zuc.rst | 2 +-\n 9 files changed, 10 insertions(+), 10 deletions(-)", "diff": "diff --git a/doc/guides/cryptodevs/aesni_gcm.rst b/doc/guides/cryptodevs/aesni_gcm.rst\nindex e4f244a991..2fd32b021f 100644\n--- a/doc/guides/cryptodevs/aesni_gcm.rst\n+++ b/doc/guides/cryptodevs/aesni_gcm.rst\n@@ -5,7 +5,7 @@ AES-NI GCM Crypto Poll Mode Driver\n ==================================\n \n \n-The AES-NI GCM PMD (**librte_pmd_aesni_gcm**) provides poll mode crypto driver\n+The AES-NI GCM PMD (**librte_crypto_aesni_gcm**) provides poll mode crypto driver\n support for utilizing Intel multi buffer library (see AES-NI Multi-buffer PMD documentation\n to learn more about it, including installation).\n \ndiff --git a/doc/guides/cryptodevs/aesni_mb.rst b/doc/guides/cryptodevs/aesni_mb.rst\nindex 32850c977c..042d95baee 100644\n--- a/doc/guides/cryptodevs/aesni_mb.rst\n+++ b/doc/guides/cryptodevs/aesni_mb.rst\n@@ -5,7 +5,7 @@ AESN-NI Multi Buffer Crypto Poll Mode Driver\n ============================================\n \n \n-The AESNI MB PMD (**librte_pmd_aesni_mb**) provides poll mode crypto driver\n+The AESNI MB PMD (**librte_crypto_aesni_mb**) provides poll mode crypto driver\n support for utilizing Intel multi buffer library, see the white paper\n `Fast Multi-buffer IPsec Implementations on Intel® Architecture Processors\n <https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/fast-multi-buffer-ipsec-implementations-ia-processors-paper.pdf>`_.\ndiff --git a/doc/guides/cryptodevs/ccp.rst b/doc/guides/cryptodevs/ccp.rst\nindex 4cf9f5907e..36dae090f9 100644\n--- a/doc/guides/cryptodevs/ccp.rst\n+++ b/doc/guides/cryptodevs/ccp.rst\n@@ -5,7 +5,7 @@ AMD CCP Poll Mode Driver\n ========================\n \n This code provides the initial implementation of the ccp poll mode driver.\n-The CCP poll mode driver library (librte_pmd_ccp) implements support for\n+The CCP poll mode driver library (**librte_crypto_ccp**) implements support for\n AMD’s cryptographic co-processor (CCP). The CCP PMD is a virtual crypto\n poll mode driver which schedules crypto operations to one or more available\n CCP hardware engines on the platform. The CCP PMD provides poll mode crypto\ndiff --git a/doc/guides/cryptodevs/kasumi.rst b/doc/guides/cryptodevs/kasumi.rst\nindex 5770a60cb2..4790f0ff77 100644\n--- a/doc/guides/cryptodevs/kasumi.rst\n+++ b/doc/guides/cryptodevs/kasumi.rst\n@@ -4,7 +4,7 @@\n KASUMI Crypto Poll Mode Driver\n ===============================\n \n-The KASUMI PMD (**librte_pmd_kasumi**) provides poll mode crypto driver support for\n+The KASUMI PMD (**librte_crypto_kasumi**) provides poll mode crypto driver support for\n utilizing `Intel IPSec Multi-buffer library <https://github.com/01org/intel-ipsec-mb>`_\n which implements F8 and F9 functions for KASUMI UEA1 cipher and UIA1 hash algorithms.\n \ndiff --git a/doc/guides/cryptodevs/mvsam.rst b/doc/guides/cryptodevs/mvsam.rst\nindex 6188c1248c..49482c7714 100644\n--- a/doc/guides/cryptodevs/mvsam.rst\n+++ b/doc/guides/cryptodevs/mvsam.rst\n@@ -5,7 +5,7 @@\n MVSAM Crypto Poll Mode Driver\n =============================\n \n-The MVSAM CRYPTO PMD (**librte_crypto_mvsam_pmd**) provides poll mode crypto driver\n+The MVSAM CRYPTO PMD (**librte_crypto_mvsam**) provides poll mode crypto driver\n support by utilizing MUSDK library, which provides cryptographic operations\n acceleration by using Security Acceleration Engine (EIP197) directly from\n user-space with minimum overhead and high performance.\ndiff --git a/doc/guides/cryptodevs/null.rst b/doc/guides/cryptodevs/null.rst\nindex aac5904b1d..12577fa0bf 100644\n--- a/doc/guides/cryptodevs/null.rst\n+++ b/doc/guides/cryptodevs/null.rst\n@@ -4,7 +4,7 @@\n Null Crypto Poll Mode Driver\n ============================\n \n-The Null Crypto PMD (**librte_pmd_null_crypto**) provides a crypto poll mode\n+The Null Crypto PMD (**librte_crypto_null**) provides a crypto poll mode\n driver which provides a minimal implementation for a software crypto device. As\n a null device it does not modify the data in the mbuf on which the crypto\n operation is to operate and it only has support for a single cipher and\ndiff --git a/doc/guides/cryptodevs/scheduler.rst b/doc/guides/cryptodevs/scheduler.rst\nindex 0b731fe8ad..835d999cfa 100644\n--- a/doc/guides/cryptodevs/scheduler.rst\n+++ b/doc/guides/cryptodevs/scheduler.rst\n@@ -13,14 +13,14 @@ crypto ops among them in a certain manner.\n Cryptodev Scheduler Overview\n \n \n-The Cryptodev Scheduler PMD library (**librte_pmd_crypto_scheduler**) acts as\n+The Cryptodev Scheduler PMD library (**librte_crypto_scheduler**) acts as\n a software crypto PMD and shares the same API provided by librte_cryptodev.\n The PMD supports attaching multiple crypto PMDs, software or hardware, as\n workers, and distributes the crypto workload to them with certain behavior.\n The behaviors are categorizes as different \"modes\". Basically, a scheduling\n mode defines certain actions for scheduling crypto ops to its workers.\n \n-The librte_pmd_crypto_scheduler library exports a C API which provides an API\n+The librte_crypto_scheduler library exports a C API which provides an API\n for attaching/detaching workers, set/get scheduling modes, and enable/disable\n crypto ops reordering.\n \ndiff --git a/doc/guides/cryptodevs/snow3g.rst b/doc/guides/cryptodevs/snow3g.rst\nindex 13341c39c4..e8f9b5ff04 100644\n--- a/doc/guides/cryptodevs/snow3g.rst\n+++ b/doc/guides/cryptodevs/snow3g.rst\n@@ -4,7 +4,7 @@\n SNOW 3G Crypto Poll Mode Driver\n ===============================\n \n-The SNOW3G PMD (**librte_snow3g_zuc**) provides poll mode crypto driver support for\n+The SNOW3G PMD (**librte_crypto_snow3g**) provides poll mode crypto driver support for\n utilizing `Intel IPSec Multi-buffer library <https://github.com/01org/intel-ipsec-mb>`_\n which implements F8 and F8 functions for SNOW 3G UEA2 cipher and UIA2 hash algorithms.\n \ndiff --git a/doc/guides/cryptodevs/zuc.rst b/doc/guides/cryptodevs/zuc.rst\nindex 907840ef05..800d371f4b 100644\n--- a/doc/guides/cryptodevs/zuc.rst\n+++ b/doc/guides/cryptodevs/zuc.rst\n@@ -4,7 +4,7 @@\n ZUC Crypto Poll Mode Driver\n ===========================\n \n-The ZUC PMD (**librte_pmd_zuc**) provides poll mode crypto driver support for\n+The ZUC PMD (**librte_crypto_zuc**) provides poll mode crypto driver support for\n utilizing `Intel IPSec Multi-buffer library <https://github.com/01org/intel-ipsec-mb>`_\n which implements F8 and F9 functions for ZUC EEA3 cipher and EIA3 hash algorithms.\n \n", "prefixes": [ "v2", "2/7" ] }{ "id": 83580, "url": "