Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/57967/?format=api
{ "id": 57967, "url": "https://patches.dpdk.org/api/patches/57967/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/20190826124836.21187-5-rnagadheeraj@marvell.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20190826124836.21187-5-rnagadheeraj@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20190826124836.21187-5-rnagadheeraj@marvell.com", "date": "2019-08-26T12:49:30", "name": "[v4,04/11] crypto/nitrox: add basic symmetric cryptodev operations", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "620db082c0b6472ec6843179a82ac5f97f52c7dd", "submitter": { "id": 1365, "url": "https://patches.dpdk.org/api/people/1365/?format=api", "name": "Nagadheeraj Rottela", "email": "rnagadheeraj@marvell.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/20190826124836.21187-5-rnagadheeraj@marvell.com/mbox/", "series": [ { "id": 6122, "url": "https://patches.dpdk.org/api/series/6122/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=6122", "date": "2019-08-26T12:49:19", "name": "add Nitrox crypto device support", "version": 4, "mbox": "https://patches.dpdk.org/series/6122/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/57967/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/57967/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 930EA1C1EA;\n\tMon, 26 Aug 2019 14:49:45 +0200 (CEST)", "from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com\n\t[67.231.148.174]) by dpdk.org (Postfix) with ESMTP id 68C421C1E0\n\tfor <dev@dpdk.org>; Mon, 26 Aug 2019 14:49:38 +0200 (CEST)", "from pps.filterd (m0045849.ppops.net [127.0.0.1])\n\tby mx0a-0016f401.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id\n\tx7QCk2qX006984; Mon, 26 Aug 2019 05:49:37 -0700", "from sc-exch03.marvell.com ([199.233.58.183])\n\tby mx0a-0016f401.pphosted.com with ESMTP id 2uk2kpy1fk-2\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); \n\tMon, 26 Aug 2019 05:49:37 -0700", "from SC-EXCH01.marvell.com (10.93.176.81) by SC-EXCH03.marvell.com\n\t(10.93.176.83) with Microsoft SMTP Server (TLS) id 15.0.1367.3;\n\tMon, 26 Aug 2019 05:49:36 -0700", "from NAM03-BY2-obe.outbound.protection.outlook.com (104.47.42.54)\n\tby SC-EXCH01.marvell.com (10.93.176.81) with Microsoft SMTP Server\n\t(TLS) id\n\t15.0.1367.3 via Frontend Transport; Mon, 26 Aug 2019 05:49:35 -0700", "from MN2PR18MB2797.namprd18.prod.outlook.com (20.179.22.16) by\n\tMN2PR18MB2512.namprd18.prod.outlook.com (20.179.82.142) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n\t15.20.2178.18; Mon, 26 Aug 2019 12:49:30 +0000", "from MN2PR18MB2797.namprd18.prod.outlook.com\n\t([fe80::28ff:b1d2:ef69:5e84]) by\n\tMN2PR18MB2797.namprd18.prod.outlook.com\n\t([fe80::28ff:b1d2:ef69:5e84%5]) with mapi id 15.20.2199.021;\n\tMon, 26 Aug 2019 12:49:30 +0000" ], "DKIM-Signature": [ "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n\th=from : to : cc :\n\tsubject : date : message-id : references : in-reply-to : content-type\n\t: content-transfer-encoding : mime-version; s=pfpt0818;\n\tbh=I4eCsUpfWITOuDcOzJWZ4GoYYZM99YBZvVVUVWd7lhE=;\n\tb=jzJMOee+TIsuJ823bH9VloAWj5gMVj/qsscD7405YyzxlGnHCSFgrn83GpUXFnxvjRgE\n\tfqVyyzQtcct/Q3A/tuRWOokr8Aax+Lohwf52EJdAKGBYP2YTFi3fvX3EozsS/k58woSs\n\taya/KI6063/Qzf17phaT86vBDlROd+XGizPsLxwf/q192vAk+qmd6BgIpC4foqYqZ6oC\n\t0iNJiUjpomIibNzbGMwN8rYhWM2aOKCxmSuDTXn5B9Ol23MKzYvvnBPnSRFSXmTMBhBd\n\tmA5efUwNEIYnXbaH7ir3q5GXI2svxMY8e+X+Tgcf4LY+uEnRV+de6gbRcBimg22BsHfV\n\tAg== ", "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=marvell.onmicrosoft.com; s=selector2-marvell-onmicrosoft-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=I4eCsUpfWITOuDcOzJWZ4GoYYZM99YBZvVVUVWd7lhE=;\n\tb=qq5NKtEl0vNbyRBNi4649x7p72eEmpXv6V/vkPrqyzbyDJOqMcAeHoE9p0Mbbe0GIctbWMT2P0CgoIReeZ+BZpnbPMRCggL/CcS/QEGC/9z/7IE7c/m0hJd5pLx3Uxhznb4ajwOhUwrMh2CfOQXxWTkmrhVGjoA9whOLZyztQTE=" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n\tb=BJbmxPsmMU9fe/dG46OHLMTn612W42xFuabwnibxIhYdXly14ew65TLClc3GqIvE+7tMeAJv2d4kpV/FQuwUjKdTipjZSTRFliM3Fg1lQ0wTzfjlA5Dakd/tDJFyyBmF8+DaDZgadElscQjR0XTDmqHQFXpnyFRIB6KifgQKOXNQxHodBmP94OuzllcyZn9jkpWb/nKhhFwUSlwX24L7qwoAgf0KUPFJbDcPt543u3fS8VCC+ZPrU8BPXfNKGTp5gXUO/EZeUGVEIEzG5m1ta69t+dc1+livJzYs1TL94j9D52JnF7sNFPNtcVWszqQlB09XDcmp//soGAiwhMYYbg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n\ts=arcselector9901;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=I4eCsUpfWITOuDcOzJWZ4GoYYZM99YBZvVVUVWd7lhE=;\n\tb=YeTMaGFU2yytCQriV6x1oPmEFD2ePdnmx9fLYNkxjndhJQuRuOuw2bu9wAMdAcVpJIAW6Tn5tKH9oMW5HtyPBnxXoddyUomiL79mQlE9EaAArBTB/snZGQyMifykxwu+B+ypantJkPUZpLRi7C51a28xKhaE/bkmEjh97zs11gHWnpgU7HiB9K/OkH66w1Gqsgcd1nBHcpdIoQ6Scunpep6fm3c3iadaD+a4umQpaTN/BAKUy4IkRyd6K1EDw+HFHy45f1M7aJWbS2vC6gMYBDDE0ejwW4pFuueTIr4C2JawXoI4rbGEzmBzO3+naPW5bEL8BVgPRXu5FZ++WcwwZA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass\n\tsmtp.mailfrom=marvell.com;\n\tdmarc=pass action=none header.from=marvell.com; \n\tdkim=pass header.d=marvell.com; arc=none", "From": "Nagadheeraj Rottela <rnagadheeraj@marvell.com>", "To": "\"akhil.goyal@nxp.com\" <akhil.goyal@nxp.com>,\n\t\"pablo.de.lara.guarch@intel.com\" <pablo.de.lara.guarch@intel.com>,\n\t\"mattias.ronnblom@ericsson.com\" <mattias.ronnblom@ericsson.com>", "CC": "\"dev@dpdk.org\" <dev@dpdk.org>, Srikanth Jampala <jsrikanth@marvell.com>, \n\tNagadheeraj Rottela <rnagadheeraj@marvell.com>", "Thread-Topic": "[PATCH v4 04/11] crypto/nitrox: add basic symmetric cryptodev\n\toperations", "Thread-Index": "AQHVXAyzz4Xtc1U2hkmtgj21yIYBtw==", "Date": "Mon, 26 Aug 2019 12:49:30 +0000", "Message-ID": "<20190826124836.21187-5-rnagadheeraj@marvell.com>", "References": "<4b0fc70c-768a-a474-ace4-b69513412cae@ericsson.com>\n\t<20190826124836.21187-1-rnagadheeraj@marvell.com>", "In-Reply-To": "<20190826124836.21187-1-rnagadheeraj@marvell.com>", "Accept-Language": "en-IN, en-US", "Content-Language": "en-US", "X-MS-Has-Attach": "", "X-MS-TNEF-Correlator": "", "x-clientproxiedby": "PN1PR01CA0088.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:c00:1::28) To MN2PR18MB2797.namprd18.prod.outlook.com\n\t(2603:10b6:208:a0::16)", "x-ms-exchange-messagesentrepresentingtype": "1", "x-mailer": "git-send-email 2.13.6", "x-originating-ip": "[115.113.156.2]", "x-ms-publictraffictype": "Email", "x-ms-office365-filtering-correlation-id": "0c10ca15-8a4b-4b1b-1cd4-08d72a23d61c", "x-microsoft-antispam": "BCL:0; PCL:0;\n\tRULEID:(2390118)(7020095)(4652040)(8989299)(5600166)(711020)(4605104)(1401327)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7193020);\n\tSRVR:MN2PR18MB2512; ", "x-ms-traffictypediagnostic": "MN2PR18MB2512:", "x-ms-exchange-purlcount": "2", "x-ms-exchange-transport-forked": "True", "x-microsoft-antispam-prvs": "<MN2PR18MB251227C5A3FBF48154063C68D6A10@MN2PR18MB2512.namprd18.prod.outlook.com>", "x-ms-oob-tlc-oobclassifiers": "OLM:7691;", "x-forefront-prvs": "01415BB535", "x-forefront-antispam-report": "SFV:NSPM;\n\tSFS:(10009020)(4636009)(136003)(376002)(396003)(39850400004)(346002)(366004)(189003)(199004)(5660300002)(81166006)(7736002)(52116002)(486006)(256004)(11346002)(14454004)(446003)(2616005)(76176011)(966005)(71200400001)(99286004)(476003)(14444005)(26005)(316002)(66476007)(53936002)(71190400001)(107886003)(2501003)(2906002)(55236004)(25786009)(102836004)(6306002)(3846002)(6116002)(4326008)(36756003)(1076003)(86362001)(50226002)(81156014)(305945005)(8936002)(66066001)(64756008)(66446008)(8676002)(6436002)(66556008)(66946007)(386003)(6486002)(6506007)(54906003)(110136005)(2201001)(186003)(478600001)(6512007);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR18MB2512;\n\tH:MN2PR18MB2797.namprd18.prod.outlook.com; FPR:; SPF:None; LANG:en;\n\tPTR:InfoNoRecords; MX:1; A:1; ", "received-spf": "None (protection.outlook.com: marvell.com does not designate\n\tpermitted sender hosts)", "x-ms-exchange-senderadcheck": "1", "x-microsoft-antispam-message-info": "Zak+L/d9PImTBg2CLiVRgGQBBpT5uqBxMVCWU/dWJZQfD4m2dj8ZmBoixLngaGfghF5OmB/c/6P6BzpXw8uF9oTjFHI4GG1vzaBnlBjYbKRGrIkWyNVk2JcuwUTEPjXnp2/jfCgBbszGVGROaUFqnPeGRdO1nIRpVWznFszNqBpApFSCtKl9bcwU5KcyFkp01JhSliZRfxmh8ePfmKj22V1Tjl/Tw977xGBkCUYyXyWZnrDi/VWR1nCnTxGI6loVFHhc61Nofv/ta/l0Tenp7NSH67VIkq0jPCgaDTeRyjV1d8B37/vk8/+sWhn1z8uOVJOgoJiP+OQVnrAlsmhjG+8NahjiLoaKGBAIcXF4jU4czdtH08pNIZujjRem5Q3R3ud0rpYrkQTIiAZzvh4ZyRuSc44485BiSylfQMHAVBU=", "Content-Type": "text/plain; charset=\"iso-8859-1\"", "Content-Transfer-Encoding": "quoted-printable", "MIME-Version": "1.0", "X-MS-Exchange-CrossTenant-Network-Message-Id": "0c10ca15-8a4b-4b1b-1cd4-08d72a23d61c", "X-MS-Exchange-CrossTenant-originalarrivaltime": "26 Aug 2019 12:49:30.3331\n\t(UTC)", "X-MS-Exchange-CrossTenant-fromentityheader": "Hosted", "X-MS-Exchange-CrossTenant-id": "70e1fb47-1155-421d-87fc-2e58f638b6e0", "X-MS-Exchange-CrossTenant-mailboxtype": "HOSTED", "X-MS-Exchange-CrossTenant-userprincipalname": "r0gYhdyKPTpeFGjGOslSJIAqC6UbBWEBAF97byGJvvVjXXDnFkgMnn6m2QbTh90d/1rwkIY9/zW3u/wWeaeDbK0POG7kkaxIq2ePwSC6rKQ=", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MN2PR18MB2512", "X-OriginatorOrg": "marvell.com", "X-Proofpoint-Virus-Version": "vendor=fsecure engine=2.50.10434:5.22.84,1.0.8\n\tdefinitions=2019-08-26_07:2019-08-26,2019-08-26 signatures=0", "Subject": "[dpdk-dev] [PATCH v4 04/11] crypto/nitrox: add basic symmetric\n\tcryptodev operations", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Add the following cryptodev operations,\n- dev_configure\n- dev_start\n- dev_stop\n- dev_close\n- dev_infos_get\n\nSigned-off-by: Nagadheeraj Rottela <rnagadheeraj@marvell.com>\n---\n doc/guides/cryptodevs/features/nitrox.ini | 38 ++++++++++++\n doc/guides/cryptodevs/nitrox.rst | 37 +++++++++++\n drivers/crypto/nitrox/Makefile | 1 +\n drivers/crypto/nitrox/meson.build | 1 +\n drivers/crypto/nitrox/nitrox_sym.c | 81 ++++++++++++++++++++++++-\n drivers/crypto/nitrox/nitrox_sym_capabilities.c | 57 +++++++++++++++++\n drivers/crypto/nitrox/nitrox_sym_capabilities.h | 12 ++++\n 7 files changed, 226 insertions(+), 1 deletion(-)\n create mode 100644 doc/guides/cryptodevs/features/nitrox.ini\n create mode 100644 drivers/crypto/nitrox/nitrox_sym_capabilities.c\n create mode 100644 drivers/crypto/nitrox/nitrox_sym_capabilities.h", "diff": "diff --git a/doc/guides/cryptodevs/features/nitrox.ini b/doc/guides/cryptodevs/features/nitrox.ini\nnew file mode 100644\nindex 000000000..9f9e2619c\n--- /dev/null\n+++ b/doc/guides/cryptodevs/features/nitrox.ini\n@@ -0,0 +1,38 @@\n+;\n+; Supported features of the 'nitrox' crypto driver.\n+;\n+; Refer to default.ini for the full list of available PMD features.\n+;\n+[Features]\n+Symmetric crypto = Y\n+Sym operation chaining = Y\n+HW Accelerated = Y\n+In Place SGL = Y\n+OOP SGL In SGL Out = Y\n+OOP SGL In LB Out = Y\n+OOP LB In SGL Out = Y\n+OOP LB In LB Out = Y\n+\n+;\n+; Supported crypto algorithms of the 'nitrox' crypto driver.\n+;\n+[Cipher]\n+AES CBC (128) = Y\n+AES CBC (192) = Y\n+AES CBC (256) = Y\n+\n+;\n+; Supported authentication algorithms of the 'nitrox' crypto driver.\n+;\n+[Auth]\n+SHA1 HMAC = Y\n+\n+;\n+; Supported AEAD algorithms of the 'nitrox' crypto driver.\n+;\n+[AEAD]\n+\n+;\n+; Supported Asymmetric algorithms of the 'nitrox' crypto driver.\n+;\n+[Asymmetric]\ndiff --git a/doc/guides/cryptodevs/nitrox.rst b/doc/guides/cryptodevs/nitrox.rst\nindex b6b86dda5..c16a5e393 100644\n--- a/doc/guides/cryptodevs/nitrox.rst\n+++ b/doc/guides/cryptodevs/nitrox.rst\n@@ -9,3 +9,40 @@ cryptographic operations to the NITROX V security processor. Detailed\n information about the NITROX V security processor can be obtained here:\n \n * https://www.marvell.com/security-solutions/nitrox-security-processors/nitrox-v/\n+\n+Features\n+--------\n+\n+Nitrox crypto PMD has support for:\n+\n+Cipher algorithms:\n+\n+* ``RTE_CRYPTO_CIPHER_AES_CBC``\n+\n+Hash algorithms:\n+\n+* ``RTE_CRYPTO_AUTH_SHA1_HMAC``\n+\n+Limitations\n+-----------\n+\n+* AES_CBC Cipher Only combination is not supported.\n+\n+Installation\n+------------\n+\n+For compiling the Nitrox crypto PMD, please check if the\n+CONFIG_RTE_LIBRTE_PMD_NITROX setting is set to `y` in config/common_base file.\n+\n+* ``CONFIG_RTE_LIBRTE_PMD_NITROX=y``\n+\n+Initialization\n+--------------\n+\n+Nitrox crypto PMD depend on Nitrox kernel PF driver being installed on the\n+platform. Nitrox PF driver is required to create VF devices which will\n+be used by the PMD. Each VF device can enable one cryptodev PMD.\n+\n+Nitrox kernel PF driver is available as part of CNN55XX-Driver SDK. The SDK\n+and it's installation instructions can be obtained from:\n+`Marvell Technical Documentation Portal <https://support.cavium.com/>`_.\ndiff --git a/drivers/crypto/nitrox/Makefile b/drivers/crypto/nitrox/Makefile\nindex 06c96ccd7..dedb74a34 100644\n--- a/drivers/crypto/nitrox/Makefile\n+++ b/drivers/crypto/nitrox/Makefile\n@@ -27,5 +27,6 @@ SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_device.c\n SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_hal.c\n SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_logs.c\n SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_sym.c\n+SRCS-$(CONFIG_RTE_LIBRTE_PMD_NITROX) += nitrox_sym_capabilities.c\n \n include $(RTE_SDK)/mk/rte.lib.mk\ndiff --git a/drivers/crypto/nitrox/meson.build b/drivers/crypto/nitrox/meson.build\nindex 1277cf58e..7c565c5a4 100644\n--- a/drivers/crypto/nitrox/meson.build\n+++ b/drivers/crypto/nitrox/meson.build\n@@ -13,4 +13,5 @@ sources = files(\n \t\t'nitrox_hal.c',\n \t\t'nitrox_logs.c',\n \t\t'nitrox_sym.c',\n+\t\t'nitrox_sym_capabilities.c',\n \t\t)\ndiff --git a/drivers/crypto/nitrox/nitrox_sym.c b/drivers/crypto/nitrox/nitrox_sym.c\nindex c72016dd0..c05042e54 100644\n--- a/drivers/crypto/nitrox/nitrox_sym.c\n+++ b/drivers/crypto/nitrox/nitrox_sym.c\n@@ -9,6 +9,7 @@\n \n #include \"nitrox_sym.h\"\n #include \"nitrox_device.h\"\n+#include \"nitrox_sym_capabilities.h\"\n #include \"nitrox_logs.h\"\n \n #define CRYPTODEV_NAME_NITROX_PMD crypto_nitrox\n@@ -25,6 +26,84 @@ static const struct rte_driver nitrox_rte_sym_drv = {\n \t.alias = nitrox_sym_drv_name\n };\n \n+static int nitrox_sym_dev_qp_release(struct rte_cryptodev *cdev,\n+\t\t\t\t uint16_t qp_id);\n+\n+static int\n+nitrox_sym_dev_config(__rte_unused struct rte_cryptodev *cdev,\n+\t\t __rte_unused struct rte_cryptodev_config *config)\n+{\n+\treturn 0;\n+}\n+\n+static int\n+nitrox_sym_dev_start(__rte_unused struct rte_cryptodev *cdev)\n+{\n+\treturn 0;\n+}\n+\n+static void\n+nitrox_sym_dev_stop(__rte_unused struct rte_cryptodev *cdev)\n+{\n+}\n+\n+static int\n+nitrox_sym_dev_close(struct rte_cryptodev *cdev)\n+{\n+\tint i, ret;\n+\n+\tfor (i = 0; i < cdev->data->nb_queue_pairs; i++) {\n+\t\tret = nitrox_sym_dev_qp_release(cdev, i);\n+\t\tif (ret)\n+\t\t\treturn ret;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+static void\n+nitrox_sym_dev_info_get(struct rte_cryptodev *cdev,\n+\t\t\tstruct rte_cryptodev_info *info)\n+{\n+\tstruct nitrox_sym_device *sym_dev = cdev->data->dev_private;\n+\tstruct nitrox_device *ndev = sym_dev->ndev;\n+\n+\tif (!info)\n+\t\treturn;\n+\n+\tinfo->max_nb_queue_pairs = ndev->nr_queues;\n+\tinfo->feature_flags = cdev->feature_flags;\n+\tinfo->capabilities = nitrox_get_sym_capabilities();\n+\tinfo->driver_id = nitrox_sym_drv_id;\n+\tinfo->sym.max_nb_sessions = 0;\n+}\n+\n+static int\n+nitrox_sym_dev_qp_release(struct rte_cryptodev *cdev, uint16_t qp_id)\n+{\n+\tRTE_SET_USED(cdev);\n+\tRTE_SET_USED(qp_id);\n+\treturn 0;\n+}\n+\n+static struct rte_cryptodev_ops nitrox_cryptodev_ops = {\n+\t.dev_configure\t\t= nitrox_sym_dev_config,\n+\t.dev_start\t\t= nitrox_sym_dev_start,\n+\t.dev_stop\t\t= nitrox_sym_dev_stop,\n+\t.dev_close\t\t= nitrox_sym_dev_close,\n+\t.dev_infos_get\t\t= nitrox_sym_dev_info_get,\n+\n+\t.stats_get\t\t= NULL,\n+\t.stats_reset\t\t= NULL,\n+\n+\t.queue_pair_setup\t= NULL,\n+\t.queue_pair_release = NULL,\n+\n+\t.sym_session_get_size = NULL,\n+\t.sym_session_configure = NULL,\n+\t.sym_session_clear = NULL\n+};\n+\n int\n nitrox_sym_pmd_create(struct nitrox_device *ndev)\n {\n@@ -50,7 +129,7 @@ nitrox_sym_pmd_create(struct nitrox_device *ndev)\n \n \tndev->rte_sym_dev.name = cdev->data->name;\n \tcdev->driver_id = nitrox_sym_drv_id;\n-\tcdev->dev_ops = NULL;\n+\tcdev->dev_ops = &nitrox_cryptodev_ops;\n \tcdev->enqueue_burst = NULL;\n \tcdev->dequeue_burst = NULL;\n \tcdev->feature_flags = RTE_CRYPTODEV_FF_SYMMETRIC_CRYPTO |\ndiff --git a/drivers/crypto/nitrox/nitrox_sym_capabilities.c b/drivers/crypto/nitrox/nitrox_sym_capabilities.c\nnew file mode 100644\nindex 000000000..aa1ff2638\n--- /dev/null\n+++ b/drivers/crypto/nitrox/nitrox_sym_capabilities.c\n@@ -0,0 +1,57 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#include \"nitrox_sym_capabilities.h\"\n+\n+static const struct rte_cryptodev_capabilities nitrox_capabilities[] = {\n+\t{\t/* SHA1 HMAC */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AUTH,\n+\t\t\t{.auth = {\n+\t\t\t\t.algo = RTE_CRYPTO_AUTH_SHA1_HMAC,\n+\t\t\t\t.block_size = 64,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 64,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 1,\n+\t\t\t\t\t.max = 20,\n+\t\t\t\t\t.increment = 1\n+\t\t\t\t},\n+\t\t\t\t.iv_size = { 0 }\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\t{\t/* AES CBC */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_CIPHER,\n+\t\t\t{.cipher = {\n+\t\t\t\t.algo = RTE_CRYPTO_CIPHER_AES_CBC,\n+\t\t\t\t.block_size = 16,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 16,\n+\t\t\t\t\t.max = 32,\n+\t\t\t\t\t.increment = 8\n+\t\t\t\t},\n+\t\t\t\t.iv_size = {\n+\t\t\t\t\t.min = 16,\n+\t\t\t\t\t.max = 16,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t}\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\n+\tRTE_CRYPTODEV_END_OF_CAPABILITIES_LIST()\n+};\n+\n+const struct rte_cryptodev_capabilities *\n+nitrox_get_sym_capabilities(void)\n+{\n+\treturn nitrox_capabilities;\n+}\ndiff --git a/drivers/crypto/nitrox/nitrox_sym_capabilities.h b/drivers/crypto/nitrox/nitrox_sym_capabilities.h\nnew file mode 100644\nindex 000000000..cb2d97572\n--- /dev/null\n+++ b/drivers/crypto/nitrox/nitrox_sym_capabilities.h\n@@ -0,0 +1,12 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(C) 2019 Marvell International Ltd.\n+ */\n+\n+#ifndef _NITROX_SYM_CAPABILITIES_H_\n+#define _NITROX_SYM_CAPABILITIES_H_\n+\n+#include <rte_cryptodev.h>\n+\n+const struct rte_cryptodev_capabilities *nitrox_get_sym_capabilities(void);\n+\n+#endif /* _NITROX_SYM_CAPABILITIES_H_ */\n", "prefixes": [ "v4", "04/11" ] }