get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/578/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 578,
    "url": "https://patches.dpdk.org/api/patches/578/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/1411724186-8036-8-git-send-email-bjzhuc@cn.ibm.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<1411724186-8036-8-git-send-email-bjzhuc@cn.ibm.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/1411724186-8036-8-git-send-email-bjzhuc@cn.ibm.com",
    "date": "2014-09-26T09:36:21",
    "name": "[dpdk-dev,07/12] Add vector memcpy for IBM Power architecture",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "eba16ba45a3eb769d2e37714cdf1120e0b8bde3b",
    "submitter": {
        "id": 80,
        "url": "https://patches.dpdk.org/api/people/80/?format=api",
        "name": "Chao Zhu",
        "email": "bjzhuc@cn.ibm.com"
    },
    "delegate": null,
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/1411724186-8036-8-git-send-email-bjzhuc@cn.ibm.com/mbox/",
    "series": [],
    "comments": "https://patches.dpdk.org/api/patches/578/comments/",
    "check": "pending",
    "checks": "https://patches.dpdk.org/api/patches/578/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@dpdk.org",
        "Delivered-To": "patchwork@dpdk.org",
        "Received": [
            "from [92.243.14.124] (localhost [IPv6:::1])\n\tby dpdk.org (Postfix) with ESMTP id 904B47E57;\n\tFri, 26 Sep 2014 11:30:30 +0200 (CEST)",
            "from e8.ny.us.ibm.com (e8.ny.us.ibm.com [32.97.182.138])\n\tby dpdk.org (Postfix) with ESMTP id B08707E2B\n\tfor <dev@dpdk.org>; Fri, 26 Sep 2014 11:30:21 +0200 (CEST)",
            "from /spool/local\n\tby e8.ny.us.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use Only!\n\tViolators will be prosecuted\n\tfor <dev@dpdk.org> from <bjzhuc@cn.ibm.com>;\n\tFri, 26 Sep 2014 05:36:42 -0400",
            "from d01dlp03.pok.ibm.com (9.56.250.168)\n\tby e8.ny.us.ibm.com (192.168.1.108) with IBM ESMTP SMTP Gateway:\n\tAuthorized Use Only! Violators will be prosecuted; \n\tFri, 26 Sep 2014 05:36:41 -0400",
            "from b01cxnp23034.gho.pok.ibm.com (b01cxnp23034.gho.pok.ibm.com\n\t[9.57.198.29])\n\tby d01dlp03.pok.ibm.com (Postfix) with ESMTP id 46A02C90026\n\tfor <dev@dpdk.org>; Fri, 26 Sep 2014 05:25:25 -0400 (EDT)",
            "from d01av05.pok.ibm.com (d01av05.pok.ibm.com [9.56.224.195])\n\tby b01cxnp23034.gho.pok.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP\n\tid\n\ts8Q9aWsO6947104 for <dev@dpdk.org>; Fri, 26 Sep 2014 09:36:40 GMT",
            "from d01av05.pok.ibm.com (localhost [127.0.0.1])\n\tby d01av05.pok.ibm.com (8.14.4/8.14.4/NCO v10.0 AVout) with ESMTP id\n\ts8Q9a76w002939 for <dev@dpdk.org>; Fri, 26 Sep 2014 05:36:07 -0400",
            "from d01hub02.pok.ibm.com (d01hub02.pok.ibm.com [9.63.10.236])\n\tby d01av05.pok.ibm.com (8.14.4/8.14.4/NCO v10.0 AVin) with ESMTP id\n\ts8Q9a7wK002655 for <dev@dpdk.org>; Fri, 26 Sep 2014 05:36:07 -0400",
            "from localhost.localdomain ([9.186.57.14])\n\tby rescrl1.research.ibm.com (IBM Domino Release 9.0.1)\n\twith ESMTP id 2014092617352409-312553 ;\n\tFri, 26 Sep 2014 17:35:24 +0800 "
        ],
        "From": "Chao Zhu <bjzhuc@cn.ibm.com>",
        "To": "dev@dpdk.org",
        "Date": "Fri, 26 Sep 2014 05:36:21 -0400",
        "Message-Id": "<1411724186-8036-8-git-send-email-bjzhuc@cn.ibm.com>",
        "X-Mailer": "git-send-email 1.7.1",
        "In-Reply-To": "<1411724186-8036-1-git-send-email-bjzhuc@cn.ibm.com>",
        "References": "<1411724186-8036-1-git-send-email-bjzhuc@cn.ibm.com>",
        "X-MIMETrack": "Itemize by SMTP Server on\n\trescrl1/Research/Affiliated/IBM(Release\n\t9.0.1|October 14, 2013) at 2014/09/26 17:35:24,\n\tSerialize by Router on D01HUB02/01/H/IBM(Release 8.5.3FP2\n\tZX853FP2HF5|February, 2013) at 09/26/2014 05:36:06,\n\tSerialize complete at 09/26/2014 05:36:06",
        "X-TM-AS-MML": "disable",
        "X-Content-Scanned": "Fidelis XPS MAILER",
        "x-cbid": "14092609-0320-0000-0000-000000986E0E",
        "Subject": "[dpdk-dev] [PATCH 07/12] Add vector memcpy for IBM Power\n\tarchitecture",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "patches and discussions about DPDK <dev.dpdk.org>",
        "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://dpdk.org/ml/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "The SSE based memory copy in DPDK only support x86. This patch adds\naltivec based memory copy functions for IBM Power architecture.\n\nSigned-off-by: Chao Zhu <bjzhuc@cn.ibm.com>\n---\n .../common/include/powerpc/arch/rte_memcpy_arch.h  |  129 ++++++++++++++++++++\n 1 files changed, 129 insertions(+), 0 deletions(-)\n create mode 100644 lib/librte_eal/common/include/powerpc/arch/rte_memcpy_arch.h",
    "diff": "diff --git a/lib/librte_eal/common/include/powerpc/arch/rte_memcpy_arch.h b/lib/librte_eal/common/include/powerpc/arch/rte_memcpy_arch.h\nnew file mode 100644\nindex 0000000..41aa483\n--- /dev/null\n+++ b/lib/librte_eal/common/include/powerpc/arch/rte_memcpy_arch.h\n@@ -0,0 +1,129 @@\n+/*\n+ *   BSD LICENSE\n+ *\n+ *   Copyright (C) IBM Corporation 2014.\n+ *\n+ *   Redistribution and use in source and binary forms, with or without\n+ *   modification, are permitted provided that the following conditions\n+ *   are met:\n+ *\n+ *     * Redistributions of source code must retain the above copyright\n+ *       notice, this list of conditions and the following disclaimer.\n+ *     * Redistributions in binary form must reproduce the above copyright\n+ *       notice, this list of conditions and the following disclaimer in\n+ *       the documentation and/or other materials provided with the\n+ *       distribution.\n+ *     * Neither the name of IBM Corporation nor the names of its\n+ *       contributors may be used to endorse or promote products derived\n+ *       from this software without specific prior written permission.\n+ *\n+ *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\n+ *   \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\n+ *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR\n+ *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT\n+ *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,\n+ *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\n+ *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,\n+ *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY\n+ *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n+ *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE\n+ *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\n+*/\n+\n+#ifndef _RTE_MEMCPY_ARCH_H_\n+#define _RTE_MEMCPY_ARCH_H_\n+\n+#include <stdint.h>\n+#include <string.h>\n+#include <altivec.h>\n+\n+/**\n+ * Copy 16 bytes from one location to another using optimised Altivec\n+ * functions. The locations should not overlap.\n+ *\n+ * @param dst\n+ *   Pointer to the destination of the data.\n+ * @param src\n+ *   Pointer to the source data.\n+ */\n+static inline void\n+rte_arch_mov16(uint8_t *dst, const uint8_t *src)\n+{\n+\tvec_vsx_st(vec_vsx_ld(0, src), 0, dst);\n+}\n+\n+/**\n+ * Copy 32 bytes from one location to another using optimised Altivec\n+ * functions. The locations should not overlap.\n+ *\n+ * @param dst\n+ *   Pointer to the destination of the data.\n+ * @param src\n+ *   Pointer to the source data.\n+ */\n+static inline void\n+rte_arch_mov32(uint8_t *dst, const uint8_t *src)\n+{\n+\tvec_vsx_st(vec_vsx_ld(0, src), 0, dst);\n+\tvec_vsx_st(vec_vsx_ld(16, src), 16, dst);\n+}\n+\n+/**\n+ * Copy 48 bytes from one location to another using optimised Altivec\n+ * functions. The locations should not overlap.\n+ *\n+ * @param dst\n+ *   Pointer to the destination of the data.\n+ * @param src\n+ *   Pointer to the source data.\n+ */\n+static inline void\n+rte_arch_mov48(uint8_t *dst, const uint8_t *src)\n+{\n+\tvec_vsx_st(vec_vsx_ld(0, src), 0, dst);\n+\tvec_vsx_st(vec_vsx_ld(16, src), 16, dst);\n+\tvec_vsx_st(vec_vsx_ld(32, src), 32, dst);\n+}\n+\n+/**\n+ * Copy 64 bytes from one location to another using optimised Altivec\n+ * functions. The locations should not overlap.\n+ *\n+ * @param dst\n+ *   Pointer to the destination of the data.\n+ * @param src\n+ *   Pointer to the source data.\n+ */\n+static inline void\n+rte_arch_mov64(uint8_t *dst, const uint8_t *src)\n+{\n+\tvec_vsx_st(vec_vsx_ld(0, src), 0, dst);\n+\tvec_vsx_st(vec_vsx_ld(16, src), 16, dst);\n+\tvec_vsx_st(vec_vsx_ld(32, src), 32, dst);\n+\tvec_vsx_st(vec_vsx_ld(48, src), 48, dst);\n+}\n+\n+/**\n+ * Copy 128 bytes from one location to another using optimised Altivec\n+ * functions. The locations should not overlap.\n+ *\n+ * @param dst\n+ *   Pointer to the destination of the data.\n+ * @param src\n+ *   Pointer to the source data.\n+ */\n+static inline void\n+rte_arch_mov128(uint8_t *dst, const uint8_t *src)\n+{\n+\tvec_vsx_st(vec_vsx_ld(0, src), 0, dst);\n+\tvec_vsx_st(vec_vsx_ld(16, src), 16, dst);\n+\tvec_vsx_st(vec_vsx_ld(32, src), 32, dst);\n+\tvec_vsx_st(vec_vsx_ld(48, src), 48, dst);\n+\tvec_vsx_st(vec_vsx_ld(64, src), 64, dst);\n+\tvec_vsx_st(vec_vsx_ld(80, src), 80, dst);\n+\tvec_vsx_st(vec_vsx_ld(96, src), 96, dst);\n+\tvec_vsx_st(vec_vsx_ld(112, src), 112, dst);\n+}\n+\n+#endif /* _RTE_MEMCPY_ARCH_H_ */\n+\n",
    "prefixes": [
        "dpdk-dev",
        "07/12"
    ]
}