Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/41034/?format=api
{ "id": 41034, "url": "https://patches.dpdk.org/api/patches/41034/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1528892062-4997-2-git-send-email-tomaszx.jozwiak@intel.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1528892062-4997-2-git-send-email-tomaszx.jozwiak@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1528892062-4997-2-git-send-email-tomaszx.jozwiak@intel.com", "date": "2018-06-13T12:13:45", "name": "[v3,01/38] crypto/qat: add qat common header", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "927decce46e296333a88d8c60fd237a2eb3bb0a8", "submitter": { "id": 949, "url": "https://patches.dpdk.org/api/people/949/?format=api", "name": "Tomasz Jozwiak", "email": "tomaszx.jozwiak@intel.com" }, "delegate": { "id": 22, "url": "https://patches.dpdk.org/api/users/22/?format=api", "username": "pdelarag", "first_name": "Pablo", "last_name": "de Lara Guarch", "email": "pablo.de.lara.guarch@intel.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1528892062-4997-2-git-send-email-tomaszx.jozwiak@intel.com/mbox/", "series": [ { "id": 111, "url": "https://patches.dpdk.org/api/series/111/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=111", "date": "2018-06-13T12:13:44", "name": "crypto/qat: refactor to support multiple services", "version": 3, "mbox": "https://patches.dpdk.org/series/111/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/41034/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/41034/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 325BB1EC75;\n\tWed, 13 Jun 2018 14:14:30 +0200 (CEST)", "from mga01.intel.com (mga01.intel.com [192.55.52.88])\n\tby dpdk.org (Postfix) with ESMTP id AB17E1D992\n\tfor <dev@dpdk.org>; Wed, 13 Jun 2018 14:14:27 +0200 (CEST)", "from fmsmga001.fm.intel.com ([10.253.24.23])\n\tby fmsmga101.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;\n\t13 Jun 2018 05:14:26 -0700", "from tjozwiax-mobl.ger.corp.intel.com (HELO localhost.localdomain)\n\t([10.103.104.42])\n\tby fmsmga001.fm.intel.com with ESMTP; 13 Jun 2018 05:14:25 -0700" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.51,218,1526367600\"; d=\"scan'208\";a=\"63727633\"", "From": "Tomasz Jozwiak <tomaszx.jozwiak@intel.com>", "To": "fiona.trahe@intel.com,\n\ttomaszx.jozwiak@intel.com,\n\tdev@dpdk.org", "Date": "Wed, 13 Jun 2018 14:13:45 +0200", "Message-Id": "<1528892062-4997-2-git-send-email-tomaszx.jozwiak@intel.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1528892062-4997-1-git-send-email-tomaszx.jozwiak@intel.com>", "References": "<1523040732-3290-1-git-send-email-fiona.trahe@intel.com>\n\t<1528892062-4997-1-git-send-email-tomaszx.jozwiak@intel.com>", "Subject": "[dpdk-dev] [PATCH v3 01/38] crypto/qat: add qat common header", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://dpdk.org/ml/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Fiona Trahe <fiona.trahe@intel.com>\n\nThis commit adds qat_common.h header file.\nFollowing objects were moved to it:\n\nqat_algs.h =>. qat_common.h\n- struct qat_alg_buf\n- struct qat_alg_buf_list\n- struct qat_crypto_op_cookie\n- QAT_SGL_MAX_NUMBER\nqat_crypto.h => qat_common.h\n- CRYPTODEV_NAME_QAT_SYM_PMD\n\nSigned-off-by: ArkadiuszX Kusztal <arkadiuszx.kusztal@intel.com>\nSigned-off-by: Fiona Trahe <fiona.trahe@intel.com>\n---\n drivers/crypto/qat/qat_adf/qat_algs.h | 25 --------------\n drivers/crypto/qat/qat_common.h | 47 +++++++++++++++++++++++++++\n drivers/crypto/qat/qat_crypto.h | 9 +----\n 3 files changed, 48 insertions(+), 33 deletions(-)\n create mode 100644 drivers/crypto/qat/qat_common.h", "diff": "diff --git a/drivers/crypto/qat/qat_adf/qat_algs.h b/drivers/crypto/qat/qat_adf/qat_algs.h\nindex 88bd5f00e..6c49c6529 100644\n--- a/drivers/crypto/qat/qat_adf/qat_algs.h\n+++ b/drivers/crypto/qat/qat_adf/qat_algs.h\n@@ -32,12 +32,6 @@\n \t\t\t\t\tICP_QAT_HW_CIPHER_KEY_CONVERT, \\\n \t\t\t\t\tICP_QAT_HW_CIPHER_DECRYPT)\n \n-struct qat_alg_buf {\n-\tuint32_t len;\n-\tuint32_t resrvd;\n-\tuint64_t addr;\n-} __rte_packed;\n-\n enum qat_crypto_proto_flag {\n \tQAT_CRYPTO_PROTO_FLAG_NONE = 0,\n \tQAT_CRYPTO_PROTO_FLAG_CCM = 1,\n@@ -46,25 +40,6 @@ enum qat_crypto_proto_flag {\n \tQAT_CRYPTO_PROTO_FLAG_ZUC = 4\n };\n \n-/*\n- * Maximum number of SGL entries\n- */\n-#define QAT_SGL_MAX_NUMBER\t16\n-\n-struct qat_alg_buf_list {\n-\tuint64_t resrvd;\n-\tuint32_t num_bufs;\n-\tuint32_t num_mapped_bufs;\n-\tstruct qat_alg_buf bufers[QAT_SGL_MAX_NUMBER];\n-} __rte_packed __rte_cache_aligned;\n-\n-struct qat_crypto_op_cookie {\n-\tstruct qat_alg_buf_list qat_sgl_list_src;\n-\tstruct qat_alg_buf_list qat_sgl_list_dst;\n-\trte_iova_t qat_sgl_src_phys_addr;\n-\trte_iova_t qat_sgl_dst_phys_addr;\n-};\n-\n /* Common content descriptor */\n struct qat_alg_cd {\n \tstruct icp_qat_hw_cipher_algo_blk cipher;\ndiff --git a/drivers/crypto/qat/qat_common.h b/drivers/crypto/qat/qat_common.h\nnew file mode 100644\nindex 000000000..293b6f700\n--- /dev/null\n+++ b/drivers/crypto/qat/qat_common.h\n@@ -0,0 +1,47 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright(c) 2018 Intel Corporation\n+ */\n+#ifndef _QAT_COMMON_H_\n+#define _QAT_COMMON_H_\n+\n+#include <stdint.h>\n+\n+/**< Intel(R) QAT Symmetric Crypto PMD device name */\n+#define CRYPTODEV_NAME_QAT_SYM_PMD\tcrypto_qat\n+\n+/*\n+ * Maximum number of SGL entries\n+ */\n+#define QAT_SGL_MAX_NUMBER\t16\n+\n+/* Intel(R) QuickAssist Technology device generation is enumerated\n+ * from one according to the generation of the device\n+ */\n+\n+enum qat_device_gen {\n+\tQAT_GEN1 = 1,\n+\tQAT_GEN2,\n+};\n+\n+/**< Common struct for scatter-gather list operations */\n+struct qat_alg_buf {\n+\tuint32_t len;\n+\tuint32_t resrvd;\n+\tuint64_t addr;\n+} __rte_packed;\n+\n+struct qat_alg_buf_list {\n+\tuint64_t resrvd;\n+\tuint32_t num_bufs;\n+\tuint32_t num_mapped_bufs;\n+\tstruct qat_alg_buf bufers[QAT_SGL_MAX_NUMBER];\n+} __rte_packed __rte_cache_aligned;\n+\n+struct qat_crypto_op_cookie {\n+\tstruct qat_alg_buf_list qat_sgl_list_src;\n+\tstruct qat_alg_buf_list qat_sgl_list_dst;\n+\tphys_addr_t qat_sgl_src_phys_addr;\n+\tphys_addr_t qat_sgl_dst_phys_addr;\n+};\n+\n+#endif /* _QAT_QAT_COMMON_H_ */\ndiff --git a/drivers/crypto/qat/qat_crypto.h b/drivers/crypto/qat/qat_crypto.h\nindex 281a142b9..5190d25e5 100644\n--- a/drivers/crypto/qat/qat_crypto.h\n+++ b/drivers/crypto/qat/qat_crypto.h\n@@ -8,11 +8,9 @@\n #include <rte_cryptodev_pmd.h>\n #include <rte_memzone.h>\n \n+#include \"qat_common.h\"\n #include \"qat_crypto_capabilities.h\"\n \n-#define CRYPTODEV_NAME_QAT_SYM_PMD\tcrypto_qat\n-/**< Intel QAT Symmetric Crypto PMD device name */\n-\n /*\n * This macro rounds up a number to a be a multiple of\n * the alignment when the alignment is a power of 2\n@@ -30,11 +28,6 @@\n \n struct qat_session;\n \n-enum qat_device_gen {\n-\tQAT_GEN1 = 1,\n-\tQAT_GEN2,\n-};\n-\n /**\n * Structure associated with each queue.\n */\n", "prefixes": [ "v3", "01/38" ] }