Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/40868/?format=api
{ "id": 40868, "url": "https://patches.dpdk.org/api/patches/40868/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/patch/1528476325-15585-8-git-send-email-anoob.joseph@caviumnetworks.com/", "project": { "id": 1, "url": "https://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1528476325-15585-8-git-send-email-anoob.joseph@caviumnetworks.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1528476325-15585-8-git-send-email-anoob.joseph@caviumnetworks.com", "date": "2018-06-08T16:45:16", "name": "[dpdk-dev,07/16] crypto/cpt/base: add request prepare API for ZUC and SNOW3G", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "a87ea132b997b318727d371259618672f2c3383e", "submitter": { "id": 893, "url": "https://patches.dpdk.org/api/people/893/?format=api", "name": "Anoob Joseph", "email": "anoob.joseph@caviumnetworks.com" }, "delegate": { "id": 6690, "url": "https://patches.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "https://patches.dpdk.org/project/dpdk/patch/1528476325-15585-8-git-send-email-anoob.joseph@caviumnetworks.com/mbox/", "series": [ { "id": 58, "url": "https://patches.dpdk.org/api/series/58/?format=api", "web_url": "https://patches.dpdk.org/project/dpdk/list/?series=58", "date": "2018-06-08T16:45:09", "name": "Adding Cavium's crypto device(CPT) driver", "version": 1, "mbox": "https://patches.dpdk.org/series/58/mbox/" } ], "comments": "https://patches.dpdk.org/api/patches/40868/comments/", "check": "success", "checks": "https://patches.dpdk.org/api/patches/40868/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@dpdk.org", "Delivered-To": "patchwork@dpdk.org", "Received": [ "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id CECDD69D4;\n\tFri, 8 Jun 2018 18:49:11 +0200 (CEST)", "from NAM02-SN1-obe.outbound.protection.outlook.com\n\t(mail-sn1nam02on0040.outbound.protection.outlook.com [104.47.36.40])\n\tby dpdk.org (Postfix) with ESMTP id 1B0625F17\n\tfor <dev@dpdk.org>; Fri, 8 Jun 2018 18:49:11 +0200 (CEST)", "from ajoseph83.caveonetworks.com.caveonetworks.com (115.113.156.2)\n\tby SN6PR07MB4911.namprd07.prod.outlook.com (2603:10b6:805:3c::29)\n\twith Microsoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.820.15;\n\tFri, 8 Jun 2018 16:49:05 +0000" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-cavium-com;\n\th=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n\tbh=yHQ9VcoE2gh7kJJy0Foitz9lEJLAEi9Us1kMzqQOjhc=;\n\tb=UxNk43JOQgyhJTMmDqQL6Gdgy1gP6E8a3dY0jEYYaeY0Fll01TIB5HD4uNz/j3KSSNYbTyl/C2pYsI6Oolfxhc03zbpf+EnePkr/xibTF4KLeCPL4DvSz85FbKS2GKuTAMJa/wdEt3H/TDGbwxQQfiRc+QW///TQF90cIkLHJhU=", "Authentication-Results": "spf=none (sender IP is )\n\tsmtp.mailfrom=Anoob.Joseph@cavium.com; ", "From": "Anoob Joseph <anoob.joseph@caviumnetworks.com>", "To": "Akhil Goyal <akhil.goyal@nxp.com>,\n\tPablo de Lara <pablo.de.lara.guarch@intel.com>,\n\tThomas Monjalon <thomas@monjalon.net>", "Cc": "Murthy NSSR <Nidadavolu.Murthy@cavium.com>,\n\tAnkur Dwivedi <ankur.dwivedi@cavium.com>,\n\tJerin Jacob <jerin.jacob@caviumnetworks.com>,\n\tNarayana Prasad <narayanaprasad.athreya@caviumnetworks.com>,\n\tNithin Dabilpuram <nithin.dabilpuram@cavium.com>,\n\tRagothaman Jayaraman <Ragothaman.Jayaraman@cavium.com>,\n\tSrisivasubramanian Srinivasan\n\t<Srisivasubramanian.Srinivasan@cavium.com>, dev@dpdk.org", "Date": "Fri, 8 Jun 2018 22:15:16 +0530", "Message-Id": "<1528476325-15585-8-git-send-email-anoob.joseph@caviumnetworks.com>", "X-Mailer": "git-send-email 2.7.4", "In-Reply-To": "<1528476325-15585-1-git-send-email-anoob.joseph@caviumnetworks.com>", "References": "<1528476325-15585-1-git-send-email-anoob.joseph@caviumnetworks.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[115.113.156.2]", "X-ClientProxiedBy": "BM1PR01CA0071.INDPRD01.PROD.OUTLOOK.COM\n\t(2603:1096:b00:1::11) To SN6PR07MB4911.namprd07.prod.outlook.com\n\t(2603:10b6:805:3c::29)", "X-MS-PublicTrafficType": "Email", "X-Microsoft-Antispam": "UriScan:; BCL:0; PCL:0;\n\tRULEID:(7020095)(4652020)(5600026)(4534165)(7168020)(4627221)(201703031133081)(201702281549075)(2017052603328)(7153060)(7193020);\n\tSRVR:SN6PR07MB4911; ", "X-Microsoft-Exchange-Diagnostics": [ "1; SN6PR07MB4911;\n\t3:bYfJdQibFnaHCoe829FphgEtfXnstIFdNk0TA4XLLpZn1E4coRJFGvOsBazM5cvG1l3s+9UT6Mmhx+vgT3z0ScEaW8amfaCskgBWoHepcg2oaVhAqSBb83zHmIVodEp9PV35GIp32RyuI4ehAWU+q0AEFO1O7xjTJVD2jpNTVkhN090r8dErepPdHEODvA5kvUzOVJFrrgxdnr/2TJJakb7EYnj8Q6/AEAj6duVh12GHxSc+xBtHW4alOlfGPjOE;\n\t25:wED9bacacmXk2/w5RLhhwHIfqT8GJTizV2NsL2JtZwOxWECU+xFrMIMaOOaG4t+krM0Gd/eP4CNyCkoVfJCf4w0NfTpfmBkosoJ3mvfUnTicnlVlns79VM8OGe5q1Kb3juJkyvMr6PgWcDz8539nIm9hL26EUfNDl4zk7ECgMluudImhXTo+jeCFemer+heMH0M5mvRWUfsb1Aa1NNdCOKjmmjOH/TjLYvn+BwONPQQxM6CACcmdiBffncWe+V9RNefIYWplxpcCxjhC/zh4QatRVhvXf41ZOr9QKzLzIdq1kySmHDvXm+eTyAkEaqZ1iv5xb/469wfr9fykyz8x7w==;\n\t31:ai4026JtNN0to/Y9ns/SufNiD6WTk3bU7XwzIXcmlOrWCwueHsRyOZrSoVzZlEN2PLY0Lir2wvDnSozXQaMhQ9VGi6HE8J7Y3ycNmtYjLGQoeDOv5J73NtdM45ZDaHzgsWA/jiqhbW0S+liyfYnD6Awff854qSDIL8fGrh8V1630br0aBAFrrwluEQnzkf+KCMkIt9WtFoqGIyZuvhYJvBQjxbURvKm3s6FHwgxPLfU=", "1; SN6PR07MB4911;\n\t20:lzxEoMZmnDCzUQD3tElt4jG27ylq1UORC2h9DVH0EeuUpAzVdwuPVq318gowmNY5YqzVueSmvSYv6q9qkuyDea/9FCIzVLq5BXPg6OjooSFZf5ORzNBnv/LTeCYopeP2tGEEBVQkQpJict/PIOUGWo6rDlOq6HSmbQiRVogq946kbvzI/NYIiYeqQtv+vtikG76wjDY0dJraPcSJkTyipO3ubABp1E15FSfqHecbXnq1BCMrvE8sdovx9WtcxT02+mYeU4cU8otMW9brPV00mYCfe91abfrrJV+uCBDXbYsUPitrToZf8kVGDi34YW2ftQYHVI+IXvubA4EAgHd8ZLRim4e0bcLpG1WXychbnDPsulDh40ApiJHfavmC45q3hws38NBO11fKFy4eQp3ycze1Aq3U7sgh42km5OUHU69twGJFDte3l496NUsDFwcU+KGSAdAYnBtph9x9SK/XhphQij8TTDqfuiR+OrJe0PMfLuQOcJ07HGUXTBnpDQ8utwFBdpv6EUiF8TEgjIh6SEYRUpVAYSynaEhHyV07nFqevcMzixzW4y5IjLvG2iSF3wYVXTUBAMdCrzUB3Pc1dbjBoNrYdWoUmup8PCyKP5U=;\n\t4:EinhGb2j4h2scLdz44IFaXgZ0xVEL9ROfMqPq2xmB/L8VqqI5fKR/VsOLLoJFjhwoWBVlRDmvxIfuIkHDcdz3SrT7bKg4LTOpL0fF94VMqx+CzDGkmwX6ysD35swKgFdnvk/6l306UUUhl4zcHBgdqLI+F5VQilcWeWFCCc9jadvmNdc5bpHcjuYDwy1ZqHQbr4sVkheqiQaK2u6bXoi9CRc//pPVnhFWaC14gfKGfJgVYbKsReVIS/ArU4Z6wlbaSBjAjIgGsBQ//aI1P3WPA==", "=?us-ascii?Q?1; SN6PR07MB4911;\n\t23:xzbEENu4kl1vAF2+b5oN1RCS7gNVeFzjOCWJJ9U87?=\n\tFBPS/q9K0pnNH/iGHqm0ty6Q30FR31FYvSPrciMH7V7wqZIBqujztNsQddMFoiaQPvl5xORw0oQ9D9cRni6v9apItkEZW6ZqyXDx1OGBs0NqccaTsqXRval2QHdINtBQhvO1cXvXhSreFWfMTLQLMcTVOciNUGHud41T/pOt7yq5gzgf02jwhX0nZtJHexn6CFjtp9+75kL7iyocGrN83lD6u3rDDg3Qi2ghj8eGcBHBCq60HJaGPlZGKWK1dI/9jvngKYmSFsYLVlgEB9uhwFre6rfGdL9YeKCP/tdhJW6fSgf2vJ3wbu5azI8tXKyvS7yyP42kIs0lLuHrJh+g0qNlswH+qlWVrjH9VDziqecLd9XH2ulPi5PREcWXCHcmaMP+HkpKHYtFhKmt+b1jAPsllVwFOjsnVzFMO/senwF0fviCsNw+pxQO95bpAF6/s2a7uR6W3KM++se6mcV+kusJ7/6tOzzMSIBjlhjLxKUxSf+EOY2Fm652lGuBRN47qrFmhZVuJoDsgomeEArdmB0wC6iYFDOV3ZrILhjtl5oUVLoQ1PeRtsgpixRIBGcc0rgtAL3fhLLc2O2hG8snsoK9vQ09SHEMf0nvZ1T14rzvaTL1ToXONCTR9epDTWWhMI3jjzBsZQIm5Uz94zKYv6aVQOhbR4cKSNxXKWL/C7JN4f8nkL//PIACplQN14t8VJjjISPgzZ6QM9NQBs4rvKskjSuiwgwzOLqHcE2Va3La1Un+tcAJSllLaHoH12C8/uTbk6YfNRmA/0fehBZAoN75Cp+A2jZZH9K3L0gjMZlT9aHrj0jhBYPFMj2Qab8MSuShmKeCStJvcPR6+Hy0ASbdYw+rqc4oB+TwIvfU2O5CALS21i+4V2SzzA2etjdzcRfCPG6jzVCntpsr9bDOYESnNLCDKL0CPDrpsLbj2q85w6kxv3XYoCIFMKygMuD6s5YDzJNVYVdH1r1KHgiZUU1ZTf708eCoSHToRSUpoVt4ze5Zu6rccEgYW+/P0YGTOLwcwgcRfzyGp2Dyzj1OaY7kh0N1gWk06JOGqb1dNlh2T4wFqNQXFWYpbY2mkzKAKpyLUdZY1sRZsGEd3UDXjzkhuLw5YNI9NEolIyVNclX3NYEhjuw3IM52z2mCjE7itIGqxiHaolSiSIJGfM1T4FHYBjUMFf2A7BfaN3QfsY3/YpPFoXhPHvWJz2ebjwACjRQsdqjYx8B4CXocapUICsmbamq7nUarIK0lGxVs2aPbv12wFXeFrpAhD9i/rkhUmJfirlVsXkQmpvtFJUEfa81", "1; SN6PR07MB4911;\n\t6:915TpE6lYaWg6nTjpx5Bqk/ytk3/kEHs4hNuS/bzVlCBhF/+0qRMJdDlakIUmlxZyN1T4JZDrnwCufZM9m/Ge6h8quY8hdE3KqJi10P0+y7jTKaClhXHzJPmvRmGMj9y+lNW9StHCHAHxs8+i4CLh0LS8rcUwi+dVYgZSkHlsBO3HgCRADUeTGHx8vN5TCEHQjqFsgOMZUHIQdFr1ETlS6ICDPNmr6rr1JfRgKji5H3lRUactb/0v9hw/r5LV3MkRDrY9hVCmCvVOnY+25Uf4zmDmGianw8dGk1nyphgEP6UpngIIryxQlCnkV61NR4KLqAuIAbfSnuFcMdOlVMh0iClCbHNrKsWwj8epvgMAcs2SDbXD4H4wC3v7sxNZbvSmIOHHNbJOoR6FJuFLg2lvQXomfxZTTCE6o7Aa471aXVbnAlT5AFFt77vzR7O2KdKXzSlPoGphgty1r+6XJ+XZw==;\n\t5:0FujIaVh4WTZCArRDVRLfjEVDh03mLiPdRQz+4rCLqHdRh35L9NGURAmMLbGtXaAikt9LtXol3hbbHZFoLQMx3WcOWvRz25we+7hVQEpo960qQ+ehkM0d/HWA9ebInlp/BOFlisqW5vpFqsbrrDu6kTxtdCNOm5VSdYTMQwBd7g=;\n\t24:o3OHssylIWInppTK9xHqvmqnWrAwBmJjRHu0FOooxj/B2WcgZYdR1YlZgixW7VKlq0bmDK6f7TCe1lBSAo9JIkILT8hRfrmdgFCHiFqm2hk=", "1; SN6PR07MB4911;\n\t7:Vlob0IoYXwB3vQXN3Vc/tspLrxSAT0XpHqPQQ0yWzW19Lb78p0quhS2kfh5+dnVOooboWfKb9R/ufFl2X/jlfSIB31h47Cf+/vCKrcQ3qVYVm8aAZh6ocQEISGjq/n2zgkykSpq6MsGD/uuDlrPTgex0NhY8Z75nDjD7EJQICPM2RjBzwPD/OlAB6jeXIfeit6C5w2pQNAOUwgKjhLwe61X2yiS/ai58bW/buyeCKGNAbSLiWp9pclkxFNj+7QjE" ], "X-MS-TrafficTypeDiagnostic": "SN6PR07MB4911:", "X-Microsoft-Antispam-PRVS": "<SN6PR07MB491136C3597E7E9EDBA95465F87B0@SN6PR07MB4911.namprd07.prod.outlook.com>", "X-Exchange-Antispam-Report-Test": "UriScan:;", "X-MS-Exchange-SenderADCheck": "1", "X-Exchange-Antispam-Report-CFA-Test": "BCL:0; PCL:0;\n\tRULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(10201501046)(93006095)(3002001)(3231254)(944501410)(52105095)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(20161123562045)(20161123558120)(20161123564045)(6072148)(201708071742011)(7699016);\n\tSRVR:SN6PR07MB4911; BCL:0; PCL:0; RULEID:; SRVR:SN6PR07MB4911; ", "X-Forefront-PRVS": "06973FFAD3", "X-Forefront-Antispam-Report": "SFV:NSPM;\n\tSFS:(10009020)(376002)(396003)(346002)(39380400002)(366004)(39860400002)(189003)(199004)(26005)(52116002)(956004)(305945005)(8676002)(81156014)(50226002)(8936002)(81166006)(7736002)(68736007)(105586002)(106356001)(3846002)(6116002)(72206003)(478600001)(6486002)(97736004)(6506007)(16586007)(6512007)(53936002)(47776003)(486006)(25786009)(5660300001)(50466002)(48376002)(6666003)(4326008)(54906003)(76176011)(36756003)(110136005)(66066001)(8656006)(2906002)(316002)(55236004)(11346002)(16526019)(386003)(186003)(59450400001)(446003)(476003)(42882007)(44832011)(2616005)(51416003)(32563001);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:SN6PR07MB4911;\n\tH:ajoseph83.caveonetworks.com.caveonetworks.com; FPR:; SPF:None;\n\tLANG:en; PTR:InfoNoRecords; MX:1; A:1; ", "Received-SPF": "None (protection.outlook.com: cavium.com does not designate\n\tpermitted sender hosts)", "X-Microsoft-Antispam-Message-Info": "nmW+SuZgl62NQvMmboUVUMoGNUBt4jhu/OKPUFUL4Pgo0atbHotgilD4DQK8W1hn+KJqZGX55RUzc2JahyamzDrck7DV9FuSeovW0+6Um6V93vw70HoNt9r3Xa2iMLbEE2eNgswgKxXGVYHbZA46oPypnbA98lZyBQEN0Jj/bgh2NWXiAu8SPTAC1/MBfKMn", "SpamDiagnosticOutput": "1:99", "SpamDiagnosticMetadata": "NSPM", "X-MS-Office365-Filtering-Correlation-Id": "33065d93-ccd4-43b3-b9bc-08d5cd5fc182", "X-OriginatorOrg": "caviumnetworks.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "08 Jun 2018 16:49:05.9632\n\t(UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "33065d93-ccd4-43b3-b9bc-08d5cd5fc182", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "711e4ccf-2e9b-4bcf-a551-4094005b6194", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SN6PR07MB4911", "Subject": "[dpdk-dev] [PATCH 07/16] crypto/cpt/base: add request prepare API\n\tfor ZUC and SNOW3G", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://dpdk.org/ml/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Murthy NSSR <Nidadavolu.Murthy@cavium.com>\n\nThese functions help in preparing symmetric crypto requests\nfor the ZUC, SNOW3G algorithms of both cipher and auth but\nnot cipher+auth in single xform.\n\nSigned-off-by: Ankur Dwivedi <ankur.dwivedi@cavium.com>\nSigned-off-by: Murthy NSSR <Nidadavolu.Murthy@cavium.com>\nSigned-off-by: Nithin Dabilpuram <nithin.dabilpuram@cavium.com>\nSigned-off-by: Ragothaman Jayaraman <Ragothaman.Jayaraman@cavium.com>\nSigned-off-by: Srisivasubramanian Srinivasan <Srisivasubramanian.Srinivasan@cavium.com>\n---\n drivers/crypto/cpt/base/cpt_ops.c | 667 ++++++++++++++++++++++++++++++++++++++\n 1 file changed, 667 insertions(+)", "diff": "diff --git a/drivers/crypto/cpt/base/cpt_ops.c b/drivers/crypto/cpt/base/cpt_ops.c\nindex 31f8064..ff7522a 100644\n--- a/drivers/crypto/cpt/base/cpt_ops.c\n+++ b/drivers/crypto/cpt/base/cpt_ops.c\n@@ -1272,6 +1272,667 @@ static inline int __attribute__((always_inline))\n \treturn 0;\n }\n \n+static int\n+cpt_zuc_snow3g_enc_prep(uint32_t req_flags,\n+\t\t\tuint64_t d_offs,\n+\t\t\tuint64_t d_lens,\n+\t\t\tfc_params_t *params,\n+\t\t\tvoid *op,\n+\t\t\tvoid **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen, outputlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint32_t mac_len = 0;\n+\tuint8_t snow3g, j;\n+\tcpt_request_info_t *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset = 0, auth_offset = 0;\n+\tuint32_t encr_data_len = 0, auth_data_len = 0;\n+\tint flags, iv_len = 16, m_size;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma, offset_ctrl;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tuint32_t *iv_s, iv[4];\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\n+\tbuf_p = ¶ms->meta_buf;\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\tif (!params || !buf_p->vaddr || !buf_p->size)\n+\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\tmac_len = cpt_ctx->mac_len;\n+\tsnow3g = cpt_ctx->snow3g;\n+\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(cpt_request_info_t);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Initialising ctrl and opcode\n+\t * fields for cpt request\n+\t */\n+\n+\treq->se_req = SE_CORE_REQ;\n+\treq->dma_mode = CTRL_DMA_MODE_SGIO;\n+\n+\topcode.s.major = MAJOR_OP_ZUC_SNOW3G;\n+\n+\t/* indicates CPTR ctx, operation type, KEY & IV mode from DPTR */\n+\topcode.s.minor = ((1 << 6) | (snow3g << 5) | (0 << 4) |\n+\t\t\t (0 << 3) | (flags & 0x7));\n+\n+\tif (flags == 0x1) {\n+\t\t/*\n+\t\t * Microcode expects offsets in bytes\n+\t\t * TODO: Rounding off\n+\t\t */\n+\t\tauth_data_len = AUTH_DLEN(d_lens);\n+\n+\t\t/* EIA3 or UIA2 */\n+\t\tauth_offset = AUTH_OFFSET(d_offs);\n+\t\tauth_offset = auth_offset / 8;\n+\n+\t\t/* consider iv len */\n+\t\tauth_offset += iv_len;\n+\n+\t\tinputlen = auth_offset +\n+\t\t\t(RTE_ALIGN(auth_data_len, 8) / 8);\n+\t\toutputlen = mac_len;\n+\n+\t\toffset_ctrl = htobe64((uint64_t)auth_offset);\n+\n+\t} else {\n+\t\t/* EEA3 or UEA2 */\n+\t\t/*\n+\t\t * Microcode expects offsets in bytes\n+\t\t * TODO: Rounding off\n+\t\t */\n+\t\tencr_data_len = ENCR_DLEN(d_lens);\n+\n+\n+\t\tencr_offset = ENCR_OFFSET(d_offs);\n+\t\tencr_offset = encr_offset / 8;\n+\t\t/* consider iv len */\n+\t\tencr_offset += iv_len;\n+\n+\t\tinputlen = encr_offset +\n+\t\t\t(RTE_ALIGN(encr_data_len, 8) / 8);\n+\t\toutputlen = inputlen;\n+\n+\t\t/* iv offset is 0 */\n+\t\toffset_ctrl = htobe64((uint64_t)encr_offset << 16);\n+\t}\n+\n+\t/* IV */\n+\tiv_s = (flags == 0x1) ? params->auth_iv_buf :\n+\t\tparams->iv_buf;\n+\n+\tif (snow3g) {\n+\t\t/*\n+\t\t * DPDK seems to provide it in form of IV3 IV2 IV1 IV0\n+\t\t * and BigEndian, MC needs it as IV0 IV1 IV2 IV3\n+\t\t */\n+\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[3 - j];\n+\t} else {\n+\t\t/* ZUC doesn't need a swap */\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[j];\n+\t}\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = htobe16(encr_data_len);\n+\tvq_cmd_w0.s.param2 = htobe16(auth_data_len);\n+\n+\t/*\n+\t * In 83XX since we have a limitation of\n+\t * IV & Offset control word not part of instruction\n+\t * and need to be part of Data Buffer, we check if\n+\t * head room is there and then only do the Direct mode processing\n+\t */\n+\tif (likely((req_flags & SINGLE_BUF_INPLACE) &&\n+\t\t (req_flags & SINGLE_BUF_HEADTAILROOM))) {\n+\t\tvoid *dm_vaddr = params->bufs[0].vaddr;\n+\t\tuint64_t dm_dma_addr = params->bufs[0].dma_addr;\n+\t\t/*\n+\t\t * This flag indicates that there is 24 bytes head room and\n+\t\t * 8 bytes tail room available, so that we get to do\n+\t\t * DIRECT MODE with limitation\n+\t\t */\n+\n+\t\toffset_vaddr = (uint64_t *)((uint8_t *)dm_vaddr -\n+\t\t\t\t\t OFF_CTRL_LEN - iv_len);\n+\t\toffset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len;\n+\n+\t\t/* DPTR */\n+\t\treq->ist.ei1 = offset_dma;\n+\t\t/* RPTR should just exclude offset control word */\n+\t\treq->ist.ei2 = dm_dma_addr - iv_len;\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr\n+\t\t\t\t\t\t + outputlen - iv_len);\n+\n+\t\tvq_cmd_w0.s.dlen = htobe16(inputlen + OFF_CTRL_LEN);\n+\n+\t\tvq_cmd_w0.s.opcode = htobe16(opcode.flags);\n+\n+\t\tif (likely(iv_len)) {\n+\t\t\tuint32_t *iv_d = (uint32_t *)((uint8_t *)offset_vaddr\n+\t\t\t\t\t\t + OFF_CTRL_LEN);\n+\t\t\tmemcpy(iv_d, iv, 16);\n+\t\t}\n+\n+\t\t*offset_vaddr = offset_ctrl;\n+\t} else {\n+\t\tuint32_t i, g_size_bytes, s_size_bytes;\n+\t\tuint64_t dptr_dma, rptr_dma;\n+\t\tsg_comp_t *gather_comp;\n+\t\tsg_comp_t *scatter_comp;\n+\t\tuint8_t *in_buffer;\n+\t\tuint32_t *iv_d;\n+\n+\t\t/*save space for iv */\n+\t\toffset_vaddr = m_vaddr;\n+\t\toffset_dma = m_dma;\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\t\tm_dma += OFF_CTRL_LEN + iv_len;\n+\t\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t\topcode.s.major |= DMA_MODE;\n+\n+\t\tvq_cmd_w0.s.opcode = htobe16(opcode.flags);\n+\n+\t\t/* DPTR has SG list */\n+\t\tin_buffer = m_vaddr;\n+\t\tdptr_dma = m_dma;\n+\n+\t\t((uint16_t *)in_buffer)[0] = 0;\n+\t\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t\t/* TODO Add error check if space will be sufficient */\n+\t\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t\t/*\n+\t\t * Input Gather List\n+\t\t */\n+\t\ti = 0;\n+\n+\t\t/* Offset control word followed by iv */\n+\n+\t\ti = fill_sg_comp(gather_comp, i, offset_dma,\n+\t\t\t\t offset_vaddr, OFF_CTRL_LEN + iv_len);\n+\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = offset_ctrl;\n+\n+\t\tiv_d = (uint32_t *)((uint8_t *)offset_vaddr + OFF_CTRL_LEN);\n+\t\tmemcpy(iv_d, iv, 16);\n+\n+\t\t/* input data */\n+\t\tsize = inputlen - iv_len;\n+\t\tif (size) {\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\t\t\tif (!params->src_iov)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\n+\t\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t\t params->src_iov,\n+\t\t\t\t\t\t 0, &size, NULL, 0);\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[2] = htobe16(i);\n+\t\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\t/*\n+\t\t * Output Scatter List\n+\t\t */\n+\n+\t\ti = 0;\n+\t\tscatter_comp =\n+\t\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t\tif (flags == 0x1) {\n+\t\t\t/* IV in SLIST only for EEA3 & UEA2 */\n+\t\t\tiv_len = 0;\n+\t\t}\n+\n+\t\tif (iv_len) {\n+\t\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t\t\t (uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t\t\t\t\t iv_len);\n+\t\t}\n+\n+\t\t/* Add output data */\n+\t\tif (req_flags & VALID_MAC_BUF) {\n+\t\t\tsize = outputlen - iv_len - mac_len;\n+\t\t\tif (size) {\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\t\t\t\tif (!params->dst_iov)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\t\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\t\tif (size)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t\t}\n+\n+\t\t\t/* mac data */\n+\t\t\tif (mac_len) {\n+\t\t\t\ti = fill_sg_comp_from_buf(scatter_comp, i,\n+\t\t\t\t\t\t\t ¶ms->mac_buf);\n+\t\t\t}\n+\t\t} else {\n+\t\t\t/* Output including mac */\n+\t\t\tsize = outputlen - iv_len;\n+\t\t\tif (size) {\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\t\t\t\tif (!params->dst_iov)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\t\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\t\tif (size)\n+\t\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t\t}\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[3] = htobe16(i);\n+\t\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t\t/* This is DPTR len incase of SG mode */\n+\t\tvq_cmd_w0.s.dlen = htobe16(size);\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\t\tm_dma += size;\n+\t\tm_size -= size;\n+\n+\t\t/* cpt alternate completion address saved earlier */\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\t\trptr_dma = c_dma - 8;\n+\n+\t\treq->ist.ei1 = dptr_dma;\n+\t\treq->ist.ei2 = rptr_dma;\n+\t}\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = htobe64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, zs_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\tif (!(m_size >= 0)) {\n+\t\tPMD_TX_LOG(ERR, \"!!! Buffer Overflow %d\\n\",\n+\t\t\t m_size);\n+\t\tabort();\n+\t}\n+#endif\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n+static inline int\n+cpt_zuc_snow3g_dec_prep(uint32_t req_flags,\n+\t\t\tuint64_t d_offs,\n+\t\t\tuint64_t d_lens,\n+\t\t\tfc_params_t *params,\n+\t\t\tvoid *op,\n+\t\t\tvoid **prep_req)\n+{\n+\tuint32_t size;\n+\tint32_t inputlen = 0, outputlen;\n+\tstruct cpt_ctx *cpt_ctx;\n+\tuint8_t snow3g, iv_len = 16;\n+\tcpt_request_info_t *req;\n+\tbuf_ptr_t *buf_p;\n+\tuint32_t encr_offset;\n+\tuint32_t encr_data_len;\n+\tint flags, m_size;\n+\tvoid *m_vaddr, *c_vaddr;\n+\tuint64_t m_dma, c_dma;\n+\tuint64_t *offset_vaddr, offset_dma;\n+\tuint32_t *iv_s, iv[4], j;\n+\tvq_cmd_word0_t vq_cmd_w0;\n+\tvq_cmd_word3_t vq_cmd_w3;\n+\topcode_info_t opcode;\n+\n+\t(void)req_flags;\n+\tbuf_p = ¶ms->meta_buf;\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\tif (!params || !buf_p->vaddr || !buf_p->size)\n+\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\tm_vaddr = buf_p->vaddr;\n+\tm_dma = buf_p->dma_addr;\n+\tm_size = buf_p->size;\n+\n+\t/*\n+\t * Microcode expects offsets in bytes\n+\t * TODO: Rounding off\n+\t */\n+\tencr_offset = ENCR_OFFSET(d_offs) / 8;\n+\tencr_data_len = ENCR_DLEN(d_lens);\n+\n+\tcpt_ctx = params->ctx_buf.vaddr;\n+\tflags = cpt_ctx->zsk_flags;\n+\tsnow3g = cpt_ctx->snow3g;\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\tif (flags != 0) {\n+\t\t/* Dec not supported for EIA3 or UIA2 */\n+\t\treturn ERR_BAD_INPUT_ARG;\n+\t}\n+#endif\n+\t/*\n+\t * Save initial space that followed app data for completion code &\n+\t * alternate completion code to fall in same cache line as app data\n+\t */\n+\tm_vaddr = (uint8_t *)m_vaddr + COMPLETION_CODE_SIZE;\n+\tm_dma += COMPLETION_CODE_SIZE;\n+\tsize = (uint8_t *)RTE_PTR_ALIGN((uint8_t *)m_vaddr, 16) -\n+\t\t(uint8_t *)m_vaddr;\n+\n+\tc_vaddr = (uint8_t *)m_vaddr + size;\n+\tc_dma = m_dma + size;\n+\tsize += sizeof(cpt_res_s_t);\n+\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Reserve memory for cpt request info */\n+\treq = m_vaddr;\n+\n+\tsize = sizeof(cpt_request_info_t);\n+\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\tm_dma += size;\n+\tm_size -= size;\n+\n+\t/* Initialising ctrl and opcode\n+\t * fields for cpt request\n+\t */\n+\n+\treq->se_req = SE_CORE_REQ;\n+\treq->dma_mode = CTRL_DMA_MODE_SGIO;\n+\n+\topcode.s.major = MAJOR_OP_ZUC_SNOW3G;\n+\n+\t/* indicates CPTR ctx, operation type, KEY & IV mode from DPTR */\n+\topcode.s.minor = ((1 << 6) | (snow3g << 5) | (0 << 4) |\n+\t\t\t (0 << 3) | (flags & 0x7));\n+\n+\t/* consider iv len */\n+\tencr_offset += iv_len;\n+\n+\tinputlen = encr_offset +\n+\t\t(RTE_ALIGN(encr_data_len, 8) / 8);\n+\toutputlen = inputlen;\n+\n+\t/* IV */\n+\tiv_s = params->iv_buf;\n+\tif (snow3g) {\n+\t\t/*\n+\t\t * DPDK seems to provide it in form of IV3 IV2 IV1 IV0\n+\t\t * and BigEndian, MC needs it as IV0 IV1 IV2 IV3\n+\t\t */\n+\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[3 - j];\n+\t} else {\n+\t\t/* ZUC doesn't need a swap */\n+\t\tfor (j = 0; j < 4; j++)\n+\t\t\tiv[j] = iv_s[j];\n+\t}\n+\n+\t/*\n+\t * GP op header, lengths are expected in bits.\n+\t */\n+\tvq_cmd_w0.u64 = 0;\n+\tvq_cmd_w0.s.param1 = htobe16(encr_data_len);\n+\n+\t/*\n+\t * In 83XX since we have a limitation of\n+\t * IV & Offset control word not part of instruction\n+\t * and need to be part of Data Buffer, we check if\n+\t * head room is there and then only do the Direct mode processing\n+\t */\n+\tif (likely((req_flags & SINGLE_BUF_INPLACE) &&\n+\t\t (req_flags & SINGLE_BUF_HEADTAILROOM))) {\n+\t\tvoid *dm_vaddr = params->bufs[0].vaddr;\n+\t\tuint64_t dm_dma_addr = params->bufs[0].dma_addr;\n+\t\t/*\n+\t\t * This flag indicates that there is 24 bytes head room and\n+\t\t * 8 bytes tail room available, so that we get to do\n+\t\t * DIRECT MODE with limitation\n+\t\t */\n+\n+\t\toffset_vaddr = (uint64_t *)((uint8_t *)dm_vaddr -\n+\t\t\t\t\t OFF_CTRL_LEN - iv_len);\n+\t\toffset_dma = dm_dma_addr - OFF_CTRL_LEN - iv_len;\n+\n+\t\t/* DPTR */\n+\t\treq->ist.ei1 = offset_dma;\n+\t\t/* RPTR should just exclude offset control word */\n+\t\treq->ist.ei2 = dm_dma_addr - iv_len;\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)dm_vaddr\n+\t\t\t\t\t\t + outputlen - iv_len);\n+\t\t/* *req->alternate_caddr = ((uint64_t)0xdeadbeefdeadbeef) */\n+\n+\t\tvq_cmd_w0.s.dlen = htobe16(inputlen + OFF_CTRL_LEN);\n+\n+\t\tvq_cmd_w0.s.opcode = htobe16(opcode.flags);\n+\n+\t\tif (likely(iv_len)) {\n+\t\t\tuint32_t *iv_d = (uint32_t *)((uint8_t *)offset_vaddr\n+\t\t\t\t\t\t + OFF_CTRL_LEN);\n+\t\t\tmemcpy(iv_d, iv, 16);\n+\t\t}\n+\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = htobe64((uint64_t)encr_offset << 16);\n+\t} else {\n+\t\tuint32_t i, g_size_bytes, s_size_bytes;\n+\t\tuint64_t dptr_dma, rptr_dma;\n+\t\tsg_comp_t *gather_comp;\n+\t\tsg_comp_t *scatter_comp;\n+\t\tuint8_t *in_buffer;\n+\t\tuint32_t *iv_d;\n+\n+\t\t/* save space for offset and iv... */\n+\t\toffset_vaddr = m_vaddr;\n+\t\toffset_dma = m_dma;\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + OFF_CTRL_LEN + iv_len;\n+\t\tm_dma += OFF_CTRL_LEN + iv_len;\n+\t\tm_size -= OFF_CTRL_LEN + iv_len;\n+\n+\t\topcode.s.major |= DMA_MODE;\n+\n+\t\tvq_cmd_w0.s.opcode = htobe16(opcode.flags);\n+\n+\t\t/* DPTR has SG list */\n+\t\tin_buffer = m_vaddr;\n+\t\tdptr_dma = m_dma;\n+\n+\t\t((uint16_t *)in_buffer)[0] = 0;\n+\t\t((uint16_t *)in_buffer)[1] = 0;\n+\n+\t\t/* TODO Add error check if space will be sufficient */\n+\t\tgather_comp = (sg_comp_t *)((uint8_t *)m_vaddr + 8);\n+\n+\t\t/*\n+\t\t * Input Gather List\n+\t\t */\n+\t\ti = 0;\n+\n+\t\t/* Offset control word */\n+\n+\t\t/* iv offset is 0 */\n+\t\t*offset_vaddr = htobe64((uint64_t)encr_offset << 16);\n+\n+\t\ti = fill_sg_comp(gather_comp, i, offset_dma, offset_vaddr,\n+\t\t\t\t OFF_CTRL_LEN + iv_len);\n+\n+\t\tiv_d = (uint32_t *)((uint8_t *)offset_vaddr + OFF_CTRL_LEN);\n+\t\tmemcpy(iv_d, iv, 16);\n+\n+\t\t/* Add input data */\n+\t\tsize = inputlen - iv_len;\n+\t\tif (size) {\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\t\t\tif (!params->src_iov)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\t\t\ti = fill_sg_comp_from_iov(gather_comp, i,\n+\t\t\t\t\t\t params->src_iov,\n+\t\t\t\t\t\t 0, &size, NULL, 0);\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[2] = htobe16(i);\n+\t\tg_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\t/*\n+\t\t * Output Scatter List\n+\t\t */\n+\n+\t\ti = 0;\n+\t\tscatter_comp =\n+\t\t\t(sg_comp_t *)((uint8_t *)gather_comp + g_size_bytes);\n+\n+\t\t/* IV */\n+\t\ti = fill_sg_comp(scatter_comp, i,\n+\t\t\t\t offset_dma + OFF_CTRL_LEN,\n+\t\t\t\t (uint8_t *)offset_vaddr + OFF_CTRL_LEN,\n+\t\t\t\t iv_len);\n+\n+\t\t/* Add output data */\n+\t\tsize = outputlen - iv_len;\n+\t\tif (size) {\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\t\t\tif (!params->dst_iov)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+#endif\n+\t\t\ti = fill_sg_comp_from_iov(scatter_comp, i,\n+\t\t\t\t\t\t params->dst_iov, 0,\n+\t\t\t\t\t\t &size, NULL, 0);\n+\n+\t\t\tif (size)\n+\t\t\t\treturn ERR_BAD_INPUT_ARG;\n+\t\t}\n+\t\t((uint16_t *)in_buffer)[3] = htobe16(i);\n+\t\ts_size_bytes = ((i + 3) / 4) * sizeof(sg_comp_t);\n+\n+\t\tsize = g_size_bytes + s_size_bytes + SG_LIST_HDR_SIZE;\n+\n+\t\t/* This is DPTR len incase of SG mode */\n+\t\tvq_cmd_w0.s.dlen = htobe16(size);\n+\n+\t\tm_vaddr = (uint8_t *)m_vaddr + size;\n+\t\tm_dma += size;\n+\t\tm_size -= size;\n+\n+\t\t/* cpt alternate completion address saved earlier */\n+\t\treq->alternate_caddr = (uint64_t *)((uint8_t *)c_vaddr - 8);\n+\t\t*req->alternate_caddr = ~((uint64_t)COMPLETION_CODE_INIT);\n+\t\trptr_dma = c_dma - 8;\n+\n+\t\treq->ist.ei1 = dptr_dma;\n+\t\treq->ist.ei2 = rptr_dma;\n+\t}\n+\n+\t/* First 16-bit swap then 64-bit swap */\n+\t/* TODO: HACK: Reverse the vq_cmd and cpt_req bit field definitions\n+\t * to eliminate all the swapping\n+\t */\n+\tvq_cmd_w0.u64 = htobe64(vq_cmd_w0.u64);\n+\n+\t/* vq command w3 */\n+\tvq_cmd_w3.u64 = 0;\n+\tvq_cmd_w3.s.grp = 0;\n+\tvq_cmd_w3.s.cptr = params->ctx_buf.dma_addr +\n+\t\toffsetof(struct cpt_ctx, zs_ctx);\n+\n+\t/* 16 byte aligned cpt res address */\n+\treq->completion_addr = (uint64_t *)((uint8_t *)c_vaddr);\n+\t*req->completion_addr = COMPLETION_CODE_INIT;\n+\treq->comp_baddr = c_dma;\n+\n+\t/* Fill microcode part of instruction */\n+\treq->ist.ei0 = vq_cmd_w0.u64;\n+\treq->ist.ei3 = vq_cmd_w3.u64;\n+\n+\treq->op = op;\n+\n+#ifdef CPTVF_STRICT_PARAM_CHECK\n+\tif (!(m_size >= 0)) {\n+\t\tPMD_TX_LOG(ERR, \"!!! Buffer Overflow %d\\n\",\n+\t\t\t m_size);\n+\t\tabort();\n+\t}\n+#endif\n+\t*prep_req = req;\n+\treturn 0;\n+}\n+\n void *\n cpt_fc_dec_hmac_prep(uint32_t flags,\n \t\t uint64_t d_offs,\n@@ -1289,6 +1950,9 @@ static inline int __attribute__((always_inline))\n \tif (likely(fc_type == FC_GEN)) {\n \t\tret = cpt_dec_hmac_prep(flags, d_offs, d_lens,\n \t\t\t\t\tfc_params, op, &prep_req);\n+\t} else if (fc_type == ZUC_SNOW3G) {\n+\t\tret = cpt_zuc_snow3g_dec_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\t/*\n \t\t * For AUTH_ONLY case,\n@@ -1319,6 +1983,9 @@ static inline int __attribute__((always_inline))\n \tif (likely(fc_type == FC_GEN)) {\n \t\tret = cpt_enc_hmac_prep(flags, d_offs, d_lens,\n \t\t\t\t\tfc_params, op, &prep_req);\n+\t} else if (fc_type == ZUC_SNOW3G) {\n+\t\tret = cpt_zuc_snow3g_enc_prep(flags, d_offs, d_lens,\n+\t\t\t\t\t fc_params, op, &prep_req);\n \t} else {\n \t\tret = ERR_EIO;\n \t}\n", "prefixes": [ "dpdk-dev", "07/16" ] }