get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/2200/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2200,
    "url": "https://patches.dpdk.org/api/patches/2200/?format=api",
    "web_url": "https://patches.dpdk.org/project/dpdk/patch/1420527230-17037-11-git-send-email-zlu@ezchip.com/",
    "project": {
        "id": 1,
        "url": "https://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<1420527230-17037-11-git-send-email-zlu@ezchip.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/1420527230-17037-11-git-send-email-zlu@ezchip.com",
    "date": "2015-01-06T06:53:48",
    "name": "[dpdk-dev,v2,10/12] app/test: remove architecture specific code from cpuflags test",
    "commit_ref": null,
    "pull_url": null,
    "state": "changes-requested",
    "archived": true,
    "hash": "caa1d6ec2894f9318d537bf5eb69c107e4a8d6e8",
    "submitter": {
        "id": 130,
        "url": "https://patches.dpdk.org/api/people/130/?format=api",
        "name": "Zhigang Lu",
        "email": "zlu@ezchip.com"
    },
    "delegate": null,
    "mbox": "https://patches.dpdk.org/project/dpdk/patch/1420527230-17037-11-git-send-email-zlu@ezchip.com/mbox/",
    "series": [],
    "comments": "https://patches.dpdk.org/api/patches/2200/comments/",
    "check": "pending",
    "checks": "https://patches.dpdk.org/api/patches/2200/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@dpdk.org",
        "Delivered-To": "patchwork@dpdk.org",
        "Received": [
            "from [92.243.14.124] (localhost [IPv6:::1])\n\tby dpdk.org (Postfix) with ESMTP id 162DC5A6C;\n\tTue,  6 Jan 2015 08:02:27 +0100 (CET)",
            "from emea01-db3-obe.outbound.protection.outlook.com\n\t(mail-db3on0077.outbound.protection.outlook.com [157.55.234.77])\n\tby dpdk.org (Postfix) with ESMTP id D7D285A6B\n\tfor <dev@dpdk.org>; Tue,  6 Jan 2015 08:02:25 +0100 (CET)",
            "from DB4PR02CA0046.eurprd02.prod.outlook.com (10.242.174.174) by\n\tAM3PR02MB0583.eurprd02.prod.outlook.com (10.242.253.141) with\n\tMicrosoft SMTP\n\tServer (TLS) id 15.1.49.12; Tue, 6 Jan 2015 07:02:23 +0000",
            "from DB3FFO11FD024.protection.gbl (2a01:111:f400:7e04::145) by\n\tDB4PR02CA0046.outlook.office365.com (2a01:111:e400:983b::46) with\n\tMicrosoft SMTP Server (TLS) id 15.1.49.12 via Frontend Transport;\n\tTue, 6 Jan 2015 07:02:23 +0000",
            "from bjgfarm-2.internal.tilera.com (124.207.145.166) by\n\tDB3FFO11FD024.mail.protection.outlook.com (10.47.217.55) with\n\tMicrosoft SMTP Server (TLS) id 15.1.49.13 via Frontend Transport;\n\tTue, 6 Jan 2015 07:02:18 +0000",
            "(from zlu@localhost)\n\tby bjgfarm-2.internal.tilera.com (8.14.4/8.14.4/Submit) id\n\tt06728J8017222; Tue, 6 Jan 2015 15:02:08 +0800"
        ],
        "From": "Zhigang Lu <zlu@ezchip.com>",
        "To": "<dev@dpdk.org>",
        "Date": "Tue, 6 Jan 2015 14:53:48 +0800",
        "Message-ID": "<1420527230-17037-11-git-send-email-zlu@ezchip.com>",
        "X-Mailer": "git-send-email 2.1.2",
        "In-Reply-To": "<1420527230-17037-1-git-send-email-zlu@ezchip.com>",
        "References": "<1420527230-17037-1-git-send-email-zlu@ezchip.com>",
        "X-EOPAttributedMessage": "0",
        "Received-SPF": "Fail (protection.outlook.com: domain of ezchip.com does not\n\tdesignate 124.207.145.166 as permitted sender)\n\treceiver=protection.outlook.com; client-ip=124.207.145.166;\n\thelo=bjgfarm-2.internal.tilera.com;",
        "Authentication-Results": "spf=fail (sender IP is 124.207.145.166)\n\tsmtp.mailfrom=zlu@ezchip.com; ",
        "X-Forefront-Antispam-Report": "CIP:124.207.145.166; CTRY:CN; IPV:NLI; EFV:NLI; \n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(339900001)(189002)(199003)(97736003)(99396003)(89996001)(50986999)(42186005)(104016003)(46102003)(19580405001)(6806004)(36756003)(87936001)(20776003)(120916001)(47776003)(64706001)(2950100001)(77156002)(33646002)(68736005)(62966003)(110136001)(19580395003)(76176999)(86362001)(105606002)(4396001)(50226001)(21056001)(106466001)(229853001)(2351001)(107046002)(92566001)(31966008)(84676001)(50466002)(48376002);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:AM3PR02MB0583;\n\tH:bjgfarm-2.internal.tilera.com; \n\tFPR:; SPF:Fail; MLV:sfv; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:; ",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-DmarcAction": "None",
        "X-Microsoft-Antispam": [
            "UriScan:;",
            "BCL:0;PCL:0;RULEID:(3005003);SRVR:AM3PR02MB0583;"
        ],
        "X-Exchange-Antispam-Report-Test": "UriScan:;",
        "X-Exchange-Antispam-Report-CFA-Test": [
            "BCL:0; PCL:0; RULEID:(601004);\n\tSRVR:AM3PR02MB0583; ",
            "BCL:0; PCL:0; RULEID:;\n\tSRVR:AM3PR02MB0583; "
        ],
        "X-Forefront-PRVS": "0448A97BF2",
        "X-OriginatorOrg": "ezchip.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "06 Jan 2015 07:02:18.4291\n\t(UTC)",
        "X-MS-Exchange-CrossTenant-Id": "0fc16e0a-3cd3-4092-8b2f-0a42cff122c3",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "TenantId=0fc16e0a-3cd3-4092-8b2f-0a42cff122c3;\n\tIp=[124.207.145.166]",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "AM3PR02MB0583",
        "Subject": "[dpdk-dev] [PATCH v2 10/12] app/test: remove architecture specific\n\tcode from cpuflags test",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.15",
        "Precedence": "list",
        "List-Id": "patches and discussions about DPDK <dev.dpdk.org>",
        "List-Unsubscribe": "<http://dpdk.org/ml/options/dev>,\n\t<mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://dpdk.org/ml/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<http://dpdk.org/ml/listinfo/dev>,\n\t<mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org",
        "Sender": "\"dev\" <dev-bounces@dpdk.org>"
    },
    "content": "Test all defined CPU flags for supported architectures so that we\ndo not have to include conditional compilation for each architecture\nin app test case.\n\nSigned-off-by: Zhigang Lu <zlu@ezchip.com>\nSigned-off-by: Cyril Chemparathy <cchemparathy@ezchip.com>\n---\n app/test/test_cpuflags.c | 78 ++++--------------------------------------------\n 1 file changed, 5 insertions(+), 73 deletions(-)",
    "diff": "diff --git a/app/test/test_cpuflags.c b/app/test/test_cpuflags.c\nindex 5aeba5d..1a58c03 100644\n--- a/app/test/test_cpuflags.c\n+++ b/app/test/test_cpuflags.c\n@@ -77,81 +77,13 @@ cpu_flag_result(int result)\n static int\n test_cpuflags(void)\n {\n-\tint result;\n+\tint i, result;\n \tprintf(\"\\nChecking for flags from different registers...\\n\");\n \n-#ifdef RTE_ARCH_PPC_64\n-\tprintf(\"Check for PPC64:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_PPC64);\n-\n-\tprintf(\"Check for PPC32:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_PPC32);\n-\n-\tprintf(\"Check for VSX:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_VSX);\n-\n-\tprintf(\"Check for DFP:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_DFP);\n-\n-\tprintf(\"Check for FPU:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_FPU);\n-\n-\tprintf(\"Check for SMT:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_SMT);\n-\n-\tprintf(\"Check for MMU:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_MMU);\n-\n-\tprintf(\"Check for ALTIVEC:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_ALTIVEC);\n-\n-\tprintf(\"Check for ARCH_2_06:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_ARCH_2_06);\n-\n-\tprintf(\"Check for ARCH_2_07:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_ARCH_2_07);\n-\n-\tprintf(\"Check for ICACHE_SNOOP:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_ICACHE_SNOOP);\n-#else\n-\tprintf(\"Check for SSE:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_SSE);\n-\n-\tprintf(\"Check for SSE2:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_SSE2);\n-\n-\tprintf(\"Check for SSE3:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_SSE3);\n-\n-\tprintf(\"Check for SSE4.1:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_SSE4_1);\n-\n-\tprintf(\"Check for SSE4.2:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_SSE4_2);\n-\n-\tprintf(\"Check for AVX:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_AVX);\n-\n-\tprintf(\"Check for AVX2:\\t\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_AVX2);\n-\n-\tprintf(\"Check for TRBOBST:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_TRBOBST);\n-\n-\tprintf(\"Check for ENERGY_EFF:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_ENERGY_EFF);\n-\n-\tprintf(\"Check for LAHF_SAHF:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_LAHF_SAHF);\n-\n-\tprintf(\"Check for 1GB_PG:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_1GB_PG);\n-\n-\tprintf(\"Check for INVTSC:\\t\");\n-\tCHECK_FOR_FLAG(RTE_CPUFLAG_INVTSC);\n-\n-\n-#endif\n+\tfor (i = 0; i < RTE_CPUFLAG_NUMFLAGS; i++) {\n+\t\tprintf(\"Check for %s:\\t\\t\", cpu_feature_table[i].name);\n+\t\tCHECK_FOR_FLAG(i);\n+\t}\n \n \t/*\n \t * Check if invalid data is handled properly\n",
    "prefixes": [
        "dpdk-dev",
        "v2",
        "10/12"
    ]
}